{"id":"https://openalex.org/W2062454463","doi":"https://doi.org/10.1007/bf00133305","title":"Co-synthesis and co-simulation of control-dominated embedded systems","display_name":"Co-synthesis and co-simulation of control-dominated embedded systems","publication_year":1996,"publication_date":"1996-07-01","ids":{"openalex":"https://openalex.org/W2062454463","doi":"https://doi.org/10.1007/bf00133305","mag":"2062454463"},"language":"en","primary_location":{"id":"doi:10.1007/bf00133305","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00133305","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037046601","display_name":"A. Balboni","orcid":"https://orcid.org/0009-0003-8872-976X"},"institutions":[{"id":"https://openalex.org/I2799464224","display_name":"Italtel (Italy)","ror":"https://ror.org/012ae7p27","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799464224"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandro Balboni","raw_affiliation_strings":["ITALTEL-SIT, Central Research Labs, CLTE, 20019, Castelletto di Settimo m.se, MI, Italy"],"affiliations":[{"raw_affiliation_string":"ITALTEL-SIT, Central Research Labs, CLTE, 20019, Castelletto di Settimo m.se, MI, Italy","institution_ids":["https://openalex.org/I2799464224"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]},{"id":"https://openalex.org/I4210140880","display_name":"Cefriel","ror":"https://ror.org/046bfkz44","country_code":"IT","type":"nonprofit","lineage":["https://openalex.org/I4210140880"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"William Fornaciari","raw_affiliation_strings":["CEFRIEL, via Emanueli 15, 20126, Milano, MI, Italy","Dip. Elettronica e Informazione, Politecnico di Milano, P.zza L. Da Vinci 32, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"CEFRIEL, via Emanueli 15, 20126, Milano, MI, Italy","institution_ids":["https://openalex.org/I4210140880"]},{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, P.zza L. Da Vinci 32, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Dip. Elettronica e Informazione, Politecnico di Milano, P.zza L. Da Vinci 32, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. Elettronica e Informazione, Politecnico di Milano, P.zza L. Da Vinci 32, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037046601"],"corresponding_institution_ids":["https://openalex.org/I2799464224"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3190},"apc_paid":null,"fwci":5.4898,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.95608532,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":"3","first_page":"257","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8345363140106201},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7652966380119324},{"id":"https://openalex.org/keywords/co-simulation","display_name":"Co-simulation","score":0.6495646834373474},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6059311032295227},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5783241987228394},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5130261778831482},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.4689317047595978},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4412563145160675},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4396604299545288},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4134112596511841},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3885246813297272},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17164629697799683}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8345363140106201},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7652966380119324},{"id":"https://openalex.org/C2780974030","wikidata":"https://www.wikidata.org/wiki/Q16951926","display_name":"Co-simulation","level":2,"score":0.6495646834373474},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6059311032295227},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5783241987228394},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5130261778831482},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.4689317047595978},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4412563145160675},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4396604299545288},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4134112596511841},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3885246813297272},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17164629697799683},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/bf00133305","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00133305","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.16.3945","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.16.3945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.elet.polimi.it/outgoing/William.Fornaciari/www_docs/pubblicazioni/ps-papers/DAEMS96.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/665575","is_oa":false,"landing_page_url":"https://link.springer.com/article/10.1007/BF00133305","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1494289517","https://openalex.org/W1496267491","https://openalex.org/W1517349497","https://openalex.org/W1582039972","https://openalex.org/W1979486932","https://openalex.org/W2004068104","https://openalex.org/W2012429438","https://openalex.org/W2016118652","https://openalex.org/W2042202727","https://openalex.org/W2062454463","https://openalex.org/W2096039823","https://openalex.org/W2098191187","https://openalex.org/W2099529102","https://openalex.org/W2100483824","https://openalex.org/W2110425399","https://openalex.org/W2128417321","https://openalex.org/W2129552458","https://openalex.org/W2133161577","https://openalex.org/W2166483829","https://openalex.org/W2169238357","https://openalex.org/W2532148357","https://openalex.org/W2534739497","https://openalex.org/W2538963240","https://openalex.org/W3144368627","https://openalex.org/W4243087748","https://openalex.org/W4256122800","https://openalex.org/W6676995014","https://openalex.org/W7043543813"],"related_works":["https://openalex.org/W1555791214","https://openalex.org/W2069212440","https://openalex.org/W1936151822","https://openalex.org/W2053507336","https://openalex.org/W2944879222","https://openalex.org/W2002433278","https://openalex.org/W2112805070","https://openalex.org/W2103582766","https://openalex.org/W2062454463","https://openalex.org/W2079167566"],"abstract_inverted_index":null,"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}