{"id":"https://openalex.org/W2085584941","doi":"https://doi.org/10.1007/bf00122081","title":"A unified signal transition graph model for asynchronous control circuit synthesis","display_name":"A unified signal transition graph model for asynchronous control circuit synthesis","publication_year":1996,"publication_date":"1996-11-01","ids":{"openalex":"https://openalex.org/W2085584941","doi":"https://doi.org/10.1007/bf00122081","mag":"2085584941"},"language":"en","primary_location":{"id":"doi:10.1007/bf00122081","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00122081","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alexandre Yakovlev","raw_affiliation_strings":["Dept. of Computing Science, The University, NE1 7RU, Newcastle upon Tyne, United Kingdom","Dept. of Computing Science, The University, Newcastle upon Tyne, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Dept. of Computing Science, The University, NE1 7RU, Newcastle upon Tyne, United Kingdom","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Dept. of Computing Science, The University, Newcastle upon Tyne, United Kingdom","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Torino, 10129, Italy","Dipartimento di Elettronica, Politecnico di Torino, Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Torino, 10129, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Torino, Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alberto Sangiovanni-Vincentelli","raw_affiliation_strings":["Dept. of Electrical Engineering, University of California, 94720, Berkeley, CA","[Department of Electrical Engineering, University of California, Berkeley]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, University of California, 94720, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of California, Berkeley]","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029446985"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":{"value":2690,"currency":"EUR","value_usd":3490},"apc_paid":null,"fwci":0.7844,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.76737767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"9","issue":"3","first_page":"139","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8497223258018494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7670174837112427},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.5875502824783325},{"id":"https://openalex.org/keywords/specification","display_name":"Specification","score":0.4738743007183075},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.47279542684555054},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.4337427616119385},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.42497915029525757},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.41826850175857544},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3699832856655121},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33597713708877563},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32778114080429077},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2146824300289154},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11014437675476074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10129743814468384},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09712812304496765},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08400222659111023},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.0825781524181366}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8497223258018494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7670174837112427},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5875502824783325},{"id":"https://openalex.org/C117222624","wikidata":"https://www.wikidata.org/wiki/Q7575010","display_name":"Specification","level":2,"score":0.4738743007183075},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.47279542684555054},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.4337427616119385},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.42497915029525757},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.41826850175857544},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3699832856655121},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33597713708877563},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32778114080429077},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2146824300289154},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11014437675476074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10129743814468384},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09712812304496765},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08400222659111023},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0825781524181366},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/bf00122081","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00122081","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.49.2948","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.49.2948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-cad.eecs.berkeley.edu/HomePages/luciano/publications/tr/UCB-ERL-92-78.ps.gz","raw_type":"text"},{"id":"pmh:oai:porto.polito.it:1667503","is_oa":false,"landing_page_url":"http://porto.polito.it/1667503/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0925-9856","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W190551804","https://openalex.org/W1483902580","https://openalex.org/W1491037212","https://openalex.org/W1491226430","https://openalex.org/W1507507765","https://openalex.org/W1512486245","https://openalex.org/W1526654454","https://openalex.org/W1554812212","https://openalex.org/W1561267729","https://openalex.org/W1570043190","https://openalex.org/W1572257596","https://openalex.org/W1765538419","https://openalex.org/W1795974572","https://openalex.org/W1847600899","https://openalex.org/W1951899050","https://openalex.org/W1991052229","https://openalex.org/W1993742654","https://openalex.org/W1996109622","https://openalex.org/W2033724727","https://openalex.org/W2072414289","https://openalex.org/W2089904802","https://openalex.org/W2105627086","https://openalex.org/W2109864488","https://openalex.org/W2111125619","https://openalex.org/W2118818031","https://openalex.org/W2134326845","https://openalex.org/W2135669900","https://openalex.org/W2153364763","https://openalex.org/W2176914953","https://openalex.org/W2295288655","https://openalex.org/W2537386175","https://openalex.org/W2544595046","https://openalex.org/W2561675875","https://openalex.org/W2630484838","https://openalex.org/W2912895170","https://openalex.org/W2970264471","https://openalex.org/W3013442367","https://openalex.org/W3143840390","https://openalex.org/W3148038578","https://openalex.org/W4238330687","https://openalex.org/W4244351055","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2364921833","https://openalex.org/W2313989154","https://openalex.org/W1561560534","https://openalex.org/W2071774063","https://openalex.org/W2109350679","https://openalex.org/W1861107327","https://openalex.org/W191396174","https://openalex.org/W2165341302","https://openalex.org/W3150838188","https://openalex.org/W2085584941"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}