{"id":"https://openalex.org/W4381747265","doi":"https://doi.org/10.1007/978-981-99-1472-2_15","title":"FPGA Implementations and Performance Analysis of Different Routing Algorithms for the 2D-Mesh Network-On-Chip","display_name":"FPGA Implementations and Performance Analysis of Different Routing Algorithms for the 2D-Mesh Network-On-Chip","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4381747265","doi":"https://doi.org/10.1007/978-981-99-1472-2_15"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-99-1472-2_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-99-1472-2_15","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052727636","display_name":"Vulligadla Amaresh","orcid":null},"institutions":[{"id":"https://openalex.org/I157674215","display_name":"Presidency University","ror":"https://ror.org/04xgbph11","country_code":"IN","type":"education","lineage":["https://openalex.org/I157674215"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Vulligadla Amaresh","raw_affiliation_strings":["Presidency University Bengaluru, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Presidency University Bengaluru, Bengaluru, India","institution_ids":["https://openalex.org/I157674215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080969602","display_name":"Rajiv Ranjan Singh","orcid":"https://orcid.org/0000-0003-4217-7552"},"institutions":[{"id":"https://openalex.org/I157674215","display_name":"Presidency University","ror":"https://ror.org/04xgbph11","country_code":"IN","type":"education","lineage":["https://openalex.org/I157674215"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajiv Ranjan Singh","raw_affiliation_strings":["Presidency University Bengaluru, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Presidency University Bengaluru, Bengaluru, India","institution_ids":["https://openalex.org/I157674215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102708463","display_name":"Rajeev Kamal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139030","display_name":"Samsung (India)","ror":"https://ror.org/04cpx2569","country_code":"IN","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210139030"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajeev Kamal","raw_affiliation_strings":["Samsung Semiconductor India Research, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor India Research, Bengaluru, India","institution_ids":["https://openalex.org/I4210139030"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007268230","display_name":"Abhishek Basu","orcid":"https://orcid.org/0000-0003-4167-3722"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abhishek Basu","raw_affiliation_strings":["RCC Institute of Information Technology, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"RCC Institute of Information Technology, Kolkata, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052727636"],"corresponding_institution_ids":["https://openalex.org/I157674215"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18210965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7618268728256226},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7339795231819153},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5867193937301636},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5683215260505676},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5335294008255005},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4992830753326416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4540482461452484},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4539394974708557},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3727002739906311},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3589460253715515},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3427814245223999},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.2904544472694397}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7618268728256226},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7339795231819153},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5867193937301636},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5683215260505676},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5335294008255005},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4992830753326416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4540482461452484},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4539394974708557},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3727002739906311},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3589460253715515},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3427814245223999},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.2904544472694397},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-99-1472-2_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-99-1472-2_15","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1968330381","https://openalex.org/W1992997793","https://openalex.org/W2039172036","https://openalex.org/W2058407833","https://openalex.org/W2088949727","https://openalex.org/W2111927499","https://openalex.org/W2112190344","https://openalex.org/W2112441694","https://openalex.org/W2116981307","https://openalex.org/W2119476394","https://openalex.org/W2123184444","https://openalex.org/W2149935279","https://openalex.org/W2161755212","https://openalex.org/W2162924393","https://openalex.org/W2171825402"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W3198758847","https://openalex.org/W2127180614","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W2144357574","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W4235531327","https://openalex.org/W2603824091"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-01-25T23:04:38.658462","created_date":"2025-10-10T00:00:00"}