{"id":"https://openalex.org/W7204034423","doi":"https://doi.org/10.1007/978-981-92-4805-6_38","title":"S$$^{2}$$M: Spatiotemporal-Cooperative Symbiotic Memory for Heterogeneous PQC Acceleration","display_name":"S$$^{2}$$M: Spatiotemporal-Cooperative Symbiotic Memory for Heterogeneous PQC Acceleration","publication_year":2026,"publication_date":"2026-08-23","ids":{"openalex":"https://openalex.org/W7204034423","doi":"https://doi.org/10.1007/978-981-92-4805-6_38"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-92-4805-6_38","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-92-4805-6_38","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028477248","display_name":"Sizhao Li","orcid":"https://orcid.org/0000-0002-6557-262X"},"institutions":[{"id":"https://openalex.org/I1308199089","display_name":"Harbin University","ror":"https://ror.org/00ey9xa07","country_code":"CN","type":"education","lineage":["https://openalex.org/I1308199089"]},{"id":"https://openalex.org/I151727225","display_name":"Harbin Engineering University","ror":"https://ror.org/03x80pn82","country_code":"CN","type":"education","lineage":["https://openalex.org/I151727225"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Sizhao Li","raw_affiliation_strings":["College of Computer Science and Technology, Harbin Engineering University, Harbin, China","College of Integrated Circuits, Harbin Engineering University, Harbin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Technology, Harbin Engineering University, Harbin, China","institution_ids":["https://openalex.org/I151727225"]},{"raw_affiliation_string":"College of Integrated Circuits, Harbin Engineering University, Harbin, China","institution_ids":["https://openalex.org/I1308199089","https://openalex.org/I151727225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147890317","display_name":"Zili Zhou","orcid":"https://orcid.org/0009-0002-4936-959X"},"institutions":[{"id":"https://openalex.org/I151727225","display_name":"Harbin Engineering University","ror":"https://ror.org/03x80pn82","country_code":"CN","type":"education","lineage":["https://openalex.org/I151727225"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zili Zhou","raw_affiliation_strings":["College of Computer Science and Technology, Harbin Engineering University, Harbin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Technology, Harbin Engineering University, Harbin, China","institution_ids":["https://openalex.org/I151727225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147907322","display_name":"Wei Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210099297","display_name":"Jilian Technology Group (China)","ror":"https://ror.org/016q5ce10","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210099297"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["Xinli Technology Innovation Center Co., Ltd, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xinli Technology Innovation Center Co., Ltd, Beijing, China","institution_ids":["https://openalex.org/I4210099297"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147905379","display_name":"Chenyu Zhai","orcid":null},"institutions":[{"id":"https://openalex.org/I151727225","display_name":"Harbin Engineering University","ror":"https://ror.org/03x80pn82","country_code":"CN","type":"education","lineage":["https://openalex.org/I151727225"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenyu Zhai","raw_affiliation_strings":["College of Computer Science and Technology, Harbin Engineering University, Harbin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Technology, Harbin Engineering University, Harbin, China","institution_ids":["https://openalex.org/I151727225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120938872","display_name":"B. Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bingrui Guo","raw_affiliation_strings":["School of Computer Science, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076044791","display_name":"Donghui Guo","orcid":"https://orcid.org/0000-0001-5915-4088"},"institutions":[{"id":"https://openalex.org/I75867142","display_name":"Xiamen University of Technology","ror":"https://ror.org/01285e189","country_code":"CN","type":"education","lineage":["https://openalex.org/I75867142"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Donghui Guo","raw_affiliation_strings":["School of Electronic Science and Engineering, Xiamen University, Xiamen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Xiamen University, Xiamen, China","institution_ids":["https://openalex.org/I75867142"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028477248","https://openalex.org/A5147890317"],"corresponding_institution_ids":["https://openalex.org/I1308199089","https://openalex.org/I151727225"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"572","last_page":"578"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":null,"topics":[],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5659000277519226},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.478300005197525},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4652000069618225},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.3970000147819519},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3846000134944916},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.3653999865055084},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.36410000920295715},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.35989999771118164},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.3580999970436096},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3540000021457672}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8959000110626221},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5702000260353088},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5659000277519226},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.478300005197525},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4652000069618225},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.3970000147819519},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39579999446868896},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3846000134944916},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.3653999865055084},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.36410000920295715},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.35989999771118164},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.3580999970436096},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3540000021457672},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.334199994802475},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.328000009059906},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.32440000772476196},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31520000100135803},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.305400013923645},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.3010999858379364},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2957000136375427},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.28459998965263367},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.2831000089645386},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2815000116825104},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.273499995470047},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.26579999923706055},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.2558000087738037},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.2554999887943268},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2540999948978424},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.25380000472068787},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-92-4805-6_38","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-92-4805-6_38","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2168676717","https://openalex.org/W2945132152","https://openalex.org/W3216360301","https://openalex.org/W4225682136","https://openalex.org/W4288091757","https://openalex.org/W4293025571","https://openalex.org/W4364860113","https://openalex.org/W4384787353","https://openalex.org/W4386178380","https://openalex.org/W4386763993","https://openalex.org/W4386765257","https://openalex.org/W4387092738"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-24T07:32:12.397491","created_date":"2026-08-24T00:00:00"}