{"id":"https://openalex.org/W2967133304","doi":"https://doi.org/10.1007/978-981-32-9767-8_15","title":"A Novel Gate-Level On-Chip Crosstalk Noise Reduction Circuit for Deep Sub-micron Technology","display_name":"A Novel Gate-Level On-Chip Crosstalk Noise Reduction Circuit for Deep Sub-micron Technology","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2967133304","doi":"https://doi.org/10.1007/978-981-32-9767-8_15","mag":"2967133304"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-32-9767-8_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-32-9767-8_15","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062738035","display_name":"Swatilekha Majumdar","orcid":"https://orcid.org/0000-0002-9116-0215"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Swatilekha Majumdar","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, 110016, India"],"raw_orcid":"https://orcid.org/0000-0002-9116-0215","affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, 110016, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5062738035"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16788463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.7252370119094849},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6262431740760803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5812009572982788},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5579723119735718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5417945384979248},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5369676351547241},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4814288318157196},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.4637385606765747},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4496777057647705},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4407207667827606},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4353603720664978},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.418782114982605},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.41182103753089905},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.27950865030288696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27933043241500854},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18420708179473877}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.7252370119094849},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6262431740760803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5812009572982788},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5579723119735718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5417945384979248},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5369676351547241},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4814288318157196},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.4637385606765747},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4496777057647705},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4407207667827606},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4353603720664978},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.418782114982605},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.41182103753089905},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.27950865030288696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27933043241500854},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18420708179473877},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-32-9767-8_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-32-9767-8_15","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1875529755","https://openalex.org/W1969798254","https://openalex.org/W1986580566","https://openalex.org/W2019149119","https://openalex.org/W2066343858","https://openalex.org/W2121228876","https://openalex.org/W2122590299","https://openalex.org/W2127144030","https://openalex.org/W2133224839","https://openalex.org/W2153731436","https://openalex.org/W2162037567","https://openalex.org/W2202886821","https://openalex.org/W2293024831","https://openalex.org/W2763821039","https://openalex.org/W2765369348"],"related_works":["https://openalex.org/W2099825670","https://openalex.org/W2376028644","https://openalex.org/W1965160169","https://openalex.org/W2070475173","https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2036121598","https://openalex.org/W4237567065","https://openalex.org/W2102933388","https://openalex.org/W1994179998"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}