{"id":"https://openalex.org/W2991599027","doi":"https://doi.org/10.1007/978-981-15-0982-7","title":"Model and Design of Improved Current Mode Logic Gates","display_name":"Model and Design of Improved Current Mode Logic Gates","publication_year":2019,"publication_date":"2019-11-21","ids":{"openalex":"https://openalex.org/W2991599027","doi":"https://doi.org/10.1007/978-981-15-0982-7","mag":"2991599027"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-15-0982-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-15-0982-7","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"book"},"type":"book","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082620922","display_name":"Kirti Gupta","orcid":"https://orcid.org/0000-0003-0565-0654"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Department of Electronics and Communication, Bharati Vidyapeeth's College of Engineering, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Bharati Vidyapeeth's College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Department of Electronics and Communication, Delhi Technological University, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Delhi Technological University, New Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074378487","display_name":"Maneesha Gupta","orcid":"https://orcid.org/0000-0003-2495-678X"},"institutions":[{"id":"https://openalex.org/I36090812","display_name":"Netaji Subhas University of Technology","ror":"https://ror.org/01fczmh85","country_code":"IN","type":"education","lineage":["https://openalex.org/I36090812"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Maneesha Gupta","raw_affiliation_strings":["Department of Electronics and Communication, Netaji Subhas University of Technology, Dwarka, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Netaji Subhas University of Technology, Dwarka, India","institution_ids":["https://openalex.org/I36090812"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082620922"],"corresponding_institution_ids":["https://openalex.org/I887998513"],"apc_list":null,"apc_paid":null,"fwci":2.0773,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.87669854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9710000157356262,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9710000157356262,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9110999703407288,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9057000279426575,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.6336766481399536},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6180564165115356},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5749982595443726},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5654979348182678},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5447924137115479},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5289416909217834},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49685361981391907},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.45846354961395264},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4529295861721039},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.45207974314689636},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44357478618621826},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4420337975025177},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4246731698513031},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42066025733947754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39574337005615234},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2802773118019104},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17071852087974548}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.6336766481399536},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6180564165115356},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5749982595443726},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5654979348182678},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5447924137115479},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5289416909217834},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49685361981391907},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.45846354961395264},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4529295861721039},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.45207974314689636},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44357478618621826},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4420337975025177},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4246731698513031},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42066025733947754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39574337005615234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2802773118019104},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17071852087974548},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-15-0982-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-15-0982-7","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"book"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2102653533","https://openalex.org/W4242766712","https://openalex.org/W2112242076","https://openalex.org/W131039146","https://openalex.org/W2113207044","https://openalex.org/W2082591327","https://openalex.org/W1601832081","https://openalex.org/W2032786864","https://openalex.org/W2895902477","https://openalex.org/W2115614135"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2019-12-05T00:00:00"}