{"id":"https://openalex.org/W2966886953","doi":"https://doi.org/10.1007/978-981-13-8962-7_7","title":"Bottleneck Crosstalk Minimization in Three-Layer Channel Routing","display_name":"Bottleneck Crosstalk Minimization in Three-Layer Channel Routing","publication_year":2019,"publication_date":"2019-08-14","ids":{"openalex":"https://openalex.org/W2966886953","doi":"https://doi.org/10.1007/978-981-13-8962-7_7","mag":"2966886953"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-13-8962-7_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-8962-7_7","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036814014","display_name":"Tarak Nath Mandal","orcid":null},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Tarak Nath Mandal","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102882587","display_name":"Kaushik Dey","orcid":"https://orcid.org/0000-0002-0528-5362"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kaushik Dey","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047559275","display_name":"Ankita Dutta Banik","orcid":null},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankita Dutta Banik","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046972181","display_name":"Ranjan Mehera","orcid":"https://orcid.org/0000-0002-3702-2911"},"institutions":[{"id":"https://openalex.org/I78559203","display_name":"FedEx (United States)","ror":"https://ror.org/04ps7x844","country_code":"US","type":"company","lineage":["https://openalex.org/I78559203"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranjan Mehera","raw_affiliation_strings":["Subex Inc, 12303 Airport Way, Suite 390, Broomfield, 80021, CO, USA"],"affiliations":[{"raw_affiliation_string":"Subex Inc, 12303 Airport Way, Suite 390, Broomfield, 80021, CO, USA","institution_ids":["https://openalex.org/I78559203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037279956","display_name":"Rajat Kumar Pal","orcid":"https://orcid.org/0000-0001-9838-6500"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Kumar Pal","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, JD-2, Sector \u2013 III, 700106, Saltlake, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036814014"],"corresponding_institution_ids":["https://openalex.org/I106542073"],"apc_list":null,"apc_paid":null,"fwci":0.7443,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67953593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7118320465087891},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5940053462982178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49766018986701965},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.38301774859428406},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17861437797546387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1512017548084259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10365578532218933}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7118320465087891},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5940053462982178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49766018986701965},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.38301774859428406},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17861437797546387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1512017548084259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10365578532218933}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-13-8962-7_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-8962-7_7","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1987786682","https://openalex.org/W1987980734","https://openalex.org/W2040358377","https://openalex.org/W2097774291","https://openalex.org/W2124527526","https://openalex.org/W2143474538","https://openalex.org/W2149135540","https://openalex.org/W2183919362","https://openalex.org/W2539842292","https://openalex.org/W2746782519","https://openalex.org/W2963426552","https://openalex.org/W2966886953","https://openalex.org/W4299866835","https://openalex.org/W4300809515"],"related_works":["https://openalex.org/W2374412966","https://openalex.org/W2908470371","https://openalex.org/W2357325779","https://openalex.org/W2357461155","https://openalex.org/W2384129116","https://openalex.org/W2354251581","https://openalex.org/W4285900220","https://openalex.org/W2766721049","https://openalex.org/W2092113852","https://openalex.org/W3145924829"],"abstract_inverted_index":null,"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}