{"id":"https://openalex.org/W2891039887","doi":"https://doi.org/10.1007/978-981-13-0824-6_4","title":"Design Flow and Design Tools","display_name":"Design Flow and Design Tools","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2891039887","doi":"https://doi.org/10.1007/978-981-13-0824-6_4","mag":"2891039887"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-13-0824-6_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-0824-6_4","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Principles and Structures of FPGAs","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027358012","display_name":"Tomonori Izumi","orcid":"https://orcid.org/0000-0002-3404-5632"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomonori Izumi","raw_affiliation_strings":["Ritsumeikan University, Kusatsu, Japan"],"affiliations":[{"raw_affiliation_string":"Ritsumeikan University, Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015621925","display_name":"Yukio Mitsuyama","orcid":"https://orcid.org/0000-0001-8151-0085"},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yukio Mitsuyama","raw_affiliation_strings":["Kochi University of Technology, Kami, Japan"],"affiliations":[{"raw_affiliation_string":"Kochi University of Technology, Kami, Japan","institution_ids":["https://openalex.org/I35568498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027358012"],"corresponding_institution_ids":["https://openalex.org/I135768898"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15793201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7634319067001343},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.701619029045105},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6769692897796631},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.658962070941925},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5492243766784668},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5131810307502747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5064293146133423},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.48988574743270874},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.28568774461746216},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17732104659080505}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7634319067001343},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.701619029045105},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6769692897796631},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.658962070941925},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5492243766784668},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5131810307502747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5064293146133423},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.48988574743270874},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.28568774461746216},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17732104659080505}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-13-0824-6_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-0824-6_4","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Principles and Structures of FPGAs","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1498455513","https://openalex.org/W1523051745","https://openalex.org/W1597088765","https://openalex.org/W2095761111"],"related_works":["https://openalex.org/W2993910401","https://openalex.org/W2612099726","https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160632767","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2135482679"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}