{"id":"https://openalex.org/W4231706056","doi":"https://doi.org/10.1007/978-94-017-7267-9_18","title":"Host-Compiled Simulation","display_name":"Host-Compiled Simulation","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W4231706056","doi":"https://doi.org/10.1007/978-94-017-7267-9_18"},"language":"en","primary_location":{"id":"doi:10.1007/978-94-017-7267-9_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-017-7267-9_18","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Hardware/Software Codesign","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011419637","display_name":"Daniel Mueller-Gritschneder","orcid":"https://orcid.org/0000-0003-0903-631X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Daniel Mueller-Gritschneder","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Technical University of Munich, Arcisstra\u00dfe 21, 80333, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Technical University of Munich, Arcisstra\u00dfe 21, 80333, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046024226","display_name":"Andreas Gerstlauer","orcid":"https://orcid.org/0000-0002-6748-2054"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andreas Gerstlauer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, 201 E 24th Street, Stop C0803, 78712, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, 201 E 24th Street, Stop C0803, 78712, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5011419637"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":1.5896,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82338308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"593","last_page":"619"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7960469722747803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.745631217956543},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7176807522773743},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6588023900985718},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6500176191329956},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.6332935690879822},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.577115535736084},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5654285550117493},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.561286449432373},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5322693586349487},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3758615255355835},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3636936843395233},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1509995460510254}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7960469722747803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.745631217956543},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7176807522773743},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6588023900985718},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6500176191329956},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.6332935690879822},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.577115535736084},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5654285550117493},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.561286449432373},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5322693586349487},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3758615255355835},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3636936843395233},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1509995460510254},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-94-017-7267-9_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-017-7267-9_18","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Hardware/Software Codesign","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1520191274","https://openalex.org/W1614261443","https://openalex.org/W1981549778","https://openalex.org/W1992714329","https://openalex.org/W1993479354","https://openalex.org/W2004302806","https://openalex.org/W2009188789","https://openalex.org/W2014574783","https://openalex.org/W2019488907","https://openalex.org/W2037923091","https://openalex.org/W2046182418","https://openalex.org/W2055197779","https://openalex.org/W2105974337","https://openalex.org/W2107643420","https://openalex.org/W2108238638","https://openalex.org/W2112502086","https://openalex.org/W2116177214","https://openalex.org/W2125416724","https://openalex.org/W2128053718","https://openalex.org/W2137989661","https://openalex.org/W2147125833","https://openalex.org/W2148548948","https://openalex.org/W2150771490","https://openalex.org/W2417054752","https://openalex.org/W2607159714","https://openalex.org/W3142313631","https://openalex.org/W3144830948","https://openalex.org/W3146195631","https://openalex.org/W3146396127","https://openalex.org/W3149932783","https://openalex.org/W4212966198","https://openalex.org/W4232339089","https://openalex.org/W4233237128","https://openalex.org/W4234456726","https://openalex.org/W4234507875","https://openalex.org/W4236833104","https://openalex.org/W4246509397","https://openalex.org/W4247732906","https://openalex.org/W4247806563","https://openalex.org/W4248614873","https://openalex.org/W4251534053"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W2587830891","https://openalex.org/W3015414207","https://openalex.org/W2110368314","https://openalex.org/W2007493856","https://openalex.org/W1614428294","https://openalex.org/W2119751241","https://openalex.org/W2502691491","https://openalex.org/W4230458348","https://openalex.org/W3198758847"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}