{"id":"https://openalex.org/W4243796166","doi":"https://doi.org/10.1007/978-94-017-7267-9_14","title":"Memory Architectures","display_name":"Memory Architectures","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W4243796166","doi":"https://doi.org/10.1007/978-94-017-7267-9_14"},"language":"en","primary_location":{"id":"doi:10.1007/978-94-017-7267-9_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-017-7267-9_14","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Hardware/Software Codesign","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Preeti Ranjan Panda","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, 110016, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, 110016, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027215692"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42454395,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"411","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7834033966064453},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6988683938980103},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.5950617790222168},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.546204686164856},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5444130301475525},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5154638886451721},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5047012567520142},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.48335880041122437},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46713757514953613},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4633954167366028},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.45559218525886536},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.45038747787475586},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.44140610098838806},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4332966208457947},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4253227114677429},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.41388148069381714},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.41231802105903625},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.40523818135261536},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3793512284755707},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.31713685393333435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2619341015815735},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2195340096950531},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1454232633113861}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7834033966064453},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6988683938980103},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.5950617790222168},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.546204686164856},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5444130301475525},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5154638886451721},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5047012567520142},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.48335880041122437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46713757514953613},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4633954167366028},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.45559218525886536},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.45038747787475586},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.44140610098838806},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4332966208457947},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4253227114677429},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.41388148069381714},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.41231802105903625},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.40523818135261536},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3793512284755707},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.31713685393333435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2619341015815735},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2195340096950531},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1454232633113861},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-94-017-7267-9_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-017-7267-9_14","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Hardware/Software Codesign","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W93069891","https://openalex.org/W93254854","https://openalex.org/W1552694545","https://openalex.org/W1555915743","https://openalex.org/W1597268863","https://openalex.org/W1986890602","https://openalex.org/W1987201308","https://openalex.org/W1990024436","https://openalex.org/W1994115836","https://openalex.org/W2006250936","https://openalex.org/W2007395720","https://openalex.org/W2024666804","https://openalex.org/W2031377780","https://openalex.org/W2047379549","https://openalex.org/W2056200629","https://openalex.org/W2086329118","https://openalex.org/W2089083257","https://openalex.org/W2096648046","https://openalex.org/W2108157916","https://openalex.org/W2110535003","https://openalex.org/W2116493917","https://openalex.org/W2124976000","https://openalex.org/W2128938762","https://openalex.org/W2132332770","https://openalex.org/W2142722502","https://openalex.org/W2143773524","https://openalex.org/W2158158791","https://openalex.org/W2160664825","https://openalex.org/W2345722469","https://openalex.org/W2506983566","https://openalex.org/W3150851598","https://openalex.org/W4244816354","https://openalex.org/W4249508358","https://openalex.org/W4251000960","https://openalex.org/W4255817501"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W2056436264","https://openalex.org/W4238754064","https://openalex.org/W2117116543","https://openalex.org/W2057195881","https://openalex.org/W1977284748","https://openalex.org/W4389371524","https://openalex.org/W1520498664","https://openalex.org/W4296991117","https://openalex.org/W2493772236"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}