{"id":"https://openalex.org/W284471915","doi":"https://doi.org/10.1007/978-94-007-5860-5_148","title":"An Effective Interfacing Adapter for PRAM Based Main Memory via Flexible Management DRAM Buffer","display_name":"An Effective Interfacing Adapter for PRAM Based Main Memory via Flexible Management DRAM Buffer","publication_year":2012,"publication_date":"2012-12-10","ids":{"openalex":"https://openalex.org/W284471915","doi":"https://doi.org/10.1007/978-94-007-5860-5_148","mag":"284471915"},"language":"en","primary_location":{"id":"doi:10.1007/978-94-007-5860-5_148","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-007-5860-5_148","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090492911","display_name":"Mei-Ying Bian","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Mei-Ying Bian","raw_affiliation_strings":["Computer Science, Yonsei University, 50, Yonsei-road, Seodaemun-gu, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science, Yonsei University, 50, Yonsei-road, Seodaemun-gu, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037359200","display_name":"Su-Kyung Yoon","orcid":"https://orcid.org/0000-0001-9824-7236"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Su-Kyung Yoon","raw_affiliation_strings":["Computer Science, Yonsei University, 50, Yonsei-road, Seodaemun-gu, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science, Yonsei University, 50, Yonsei-road, Seodaemun-gu, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032646530","display_name":"Shin\u2010Dug Kim","orcid":"https://orcid.org/0000-0002-2642-6662"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shin-Dug Kim","raw_affiliation_strings":["Computer Science, Yonsei University, 50, Yonsei-road, Seodaemun-gu, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science, Yonsei University, 50, Yonsei-road, Seodaemun-gu, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090492911"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17353407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1237","last_page":"1242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7897685766220093},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7416359782218933},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7395625710487366},{"id":"https://openalex.org/keywords/adapter","display_name":"Adapter (computing)","score":0.6628188490867615},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.6396852731704712},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.57177734375},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.511134922504425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5097231268882751},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.5036458373069763},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46554386615753174},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.424871027469635},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37065398693084717},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3341006636619568},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.2368796169757843},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20201653242111206},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.17844748497009277},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08188396692276001}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7897685766220093},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7416359782218933},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7395625710487366},{"id":"https://openalex.org/C177284502","wikidata":"https://www.wikidata.org/wiki/Q1005390","display_name":"Adapter (computing)","level":2,"score":0.6628188490867615},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.6396852731704712},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.57177734375},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.511134922504425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5097231268882751},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.5036458373069763},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46554386615753174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.424871027469635},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37065398693084717},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3341006636619568},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2368796169757843},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20201653242111206},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.17844748497009277},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08188396692276001}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-94-007-5860-5_148","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-007-5860-5_148","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2036853599","https://openalex.org/W2048588974","https://openalex.org/W2102449048","https://openalex.org/W2147539449","https://openalex.org/W2394539233","https://openalex.org/W4234346842"],"related_works":["https://openalex.org/W1530597339","https://openalex.org/W2336226224","https://openalex.org/W134340165","https://openalex.org/W2068131691","https://openalex.org/W1557286738","https://openalex.org/W2546695182","https://openalex.org/W2101018784","https://openalex.org/W3113336200","https://openalex.org/W2145669355","https://openalex.org/W2163134761"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-05-03T08:25:01.440150","created_date":"2025-10-10T00:00:00"}