{"id":"https://openalex.org/W1606791962","doi":"https://doi.org/10.1007/978-90-481-3660-5_89","title":"Design of RISC Processor Using VHDL and Cadence","display_name":"Design of RISC Processor Using VHDL and Cadence","publication_year":2009,"publication_date":"2009-12-15","ids":{"openalex":"https://openalex.org/W1606791962","doi":"https://doi.org/10.1007/978-90-481-3660-5_89","mag":"1606791962"},"language":"en","primary_location":{"id":"doi:10.1007/978-90-481-3660-5_89","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-90-481-3660-5_89","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advanced Techniques in Computing Sciences and Software Engineering","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069624320","display_name":"Saeid Moslehpour","orcid":null},"institutions":[{"id":"https://openalex.org/I162281398","display_name":"University of Hartford","ror":"https://ror.org/034gcgd08","country_code":"US","type":"education","lineage":["https://openalex.org/I162281398"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saeid Moslehpour","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Hartford, West Hartford, CT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Hartford, West Hartford, CT, USA","institution_ids":["https://openalex.org/I162281398"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061287251","display_name":"Chandrasekhar Puliroju","orcid":null},"institutions":[{"id":"https://openalex.org/I162281398","display_name":"University of Hartford","ror":"https://ror.org/034gcgd08","country_code":"US","type":"education","lineage":["https://openalex.org/I162281398"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandrasekhar Puliroju","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Hartford, West Hartford, CT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Hartford, West Hartford, CT, USA","institution_ids":["https://openalex.org/I162281398"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026128036","display_name":"Akram Abu-aisheh","orcid":null},"institutions":[{"id":"https://openalex.org/I162281398","display_name":"University of Hartford","ror":"https://ror.org/034gcgd08","country_code":"US","type":"education","lineage":["https://openalex.org/I162281398"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akram Abu-aisheh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Hartford, West Hartford, CT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Hartford, West Hartford, CT, USA","institution_ids":["https://openalex.org/I162281398"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069624320"],"corresponding_institution_ids":["https://openalex.org/I162281398"],"apc_list":null,"apc_paid":null,"fwci":0.4132,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66636771,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"517","last_page":"525"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9853000044822693,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8210912942886353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7702686190605164},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.646512508392334},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5400571823120117},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.491629421710968},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.44851356744766235},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4237351417541504},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39947667717933655},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3381851315498352},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3070775270462036},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.2001504898071289},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12795740365982056},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08243733644485474}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8210912942886353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7702686190605164},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.646512508392334},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5400571823120117},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.491629421710968},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.44851356744766235},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4237351417541504},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39947667717933655},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3381851315498352},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3070775270462036},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2001504898071289},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12795740365982056},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08243733644485474},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-90-481-3660-5_89","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-90-481-3660-5_89","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advanced Techniques in Computing Sciences and Software Engineering","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W820460689"],"related_works":["https://openalex.org/W2982642548","https://openalex.org/W91723605","https://openalex.org/W2009783759","https://openalex.org/W2047885859","https://openalex.org/W2941371147","https://openalex.org/W2169936393","https://openalex.org/W2534569838","https://openalex.org/W2036206036","https://openalex.org/W1680705574","https://openalex.org/W2148099609"],"abstract_inverted_index":null,"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}