{"id":"https://openalex.org/W218334444","doi":"https://doi.org/10.1007/978-81-322-2220-0_29","title":"Hybrid Memetic Algorithm for FPGA Placement and Routing Using Parallel Genetic Tunneling","display_name":"Hybrid Memetic Algorithm for FPGA Placement and Routing Using Parallel Genetic Tunneling","publication_year":2014,"publication_date":"2014-12-23","ids":{"openalex":"https://openalex.org/W218334444","doi":"https://doi.org/10.1007/978-81-322-2220-0_29","mag":"218334444"},"language":"en","primary_location":{"id":"doi:10.1007/978-81-322-2220-0_29","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-81-322-2220-0_29","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031850269","display_name":"Rajesh Eswarawaka","orcid":null},"institutions":[{"id":"https://openalex.org/I142809039","display_name":"Jawaharlal Nehru Technological University, Kakinada","ror":"https://ror.org/05s9t8c95","country_code":"IN","type":"education","lineage":["https://openalex.org/I142809039"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rajesh Eswarawaka","raw_affiliation_strings":["Department of Computer Science and Engineering, Jawaharlal Nehru Technological University Kakinada, Kakinada, India","jawaharlal nehru technological university kakinada"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Jawaharlal Nehru Technological University Kakinada, Kakinada, India","institution_ids":["https://openalex.org/I142809039"]},{"raw_affiliation_string":"jawaharlal nehru technological university kakinada","institution_ids":["https://openalex.org/I142809039"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054158364","display_name":"Noor Mahammad Sk","orcid":"https://orcid.org/0000-0003-4708-4769"},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. K. Noor Mahammad","raw_affiliation_strings":["Department of Computer Engineering, Indian Institute of Information Technology Design and Manufacturing Kancheepuram, Kancheepuram, India","Indian Institute of Information Technology, Design & Manufacturing, Kancheepuram"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Indian Institute of Information Technology Design and Manufacturing Kancheepuram, Kancheepuram, India","institution_ids":["https://openalex.org/I39244652"]},{"raw_affiliation_string":"Indian Institute of Information Technology, Design & Manufacturing, Kancheepuram","institution_ids":["https://openalex.org/I39244652"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043106273","display_name":"B. Eswara Reddy","orcid":"https://orcid.org/0009-0003-8904-4682"},"institutions":[{"id":"https://openalex.org/I10874241","display_name":"Jawaharlal Nehru Technological University, Hyderabad","ror":"https://ror.org/002tchr49","country_code":"IN","type":"education","lineage":["https://openalex.org/I10874241"]},{"id":"https://openalex.org/I52035452","display_name":"Jawaharlal Nehru Technological University Anantapur","ror":"https://ror.org/02rw39616","country_code":"IN","type":"education","lineage":["https://openalex.org/I52035452"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Eswara Reddy","raw_affiliation_strings":["Department of Computer Science and Engineering, Jawaharlal Nehru Technological University Anantapuramu, Anantapuramu, India","Jawaharlal  nehru  technological  university  anantapuramu"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Jawaharlal Nehru Technological University Anantapuramu, Anantapuramu, India","institution_ids":["https://openalex.org/I52035452"]},{"raw_affiliation_string":"Jawaharlal  nehru  technological  university  anantapuramu","institution_ids":["https://openalex.org/I10874241"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031850269"],"corresponding_institution_ids":["https://openalex.org/I142809039"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07925469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"363","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7677918672561646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.742697536945343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7369233965873718},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7063294649124146},{"id":"https://openalex.org/keywords/hill-climbing","display_name":"Hill climbing","score":0.6548093557357788},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5896381139755249},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5854573845863342},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5618724822998047},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.5560690760612488},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.548150360584259},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5396454930305481},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5267143845558167},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5214064121246338},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.47404858469963074},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.45326635241508484},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45249930024147034},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42990636825561523},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4183726906776428},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4154254198074341},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2677498459815979},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.255180686712265},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2199750542640686},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15799233317375183},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.12971720099449158},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1113593578338623},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1016259491443634}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7677918672561646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.742697536945343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7369233965873718},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7063294649124146},{"id":"https://openalex.org/C135450995","wikidata":"https://www.wikidata.org/wiki/Q820272","display_name":"Hill climbing","level":2,"score":0.6548093557357788},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5896381139755249},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5854573845863342},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5618724822998047},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.5560690760612488},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.548150360584259},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5396454930305481},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5267143845558167},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5214064121246338},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.47404858469963074},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.45326635241508484},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45249930024147034},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42990636825561523},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4183726906776428},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4154254198074341},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2677498459815979},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.255180686712265},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2199750542640686},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15799233317375183},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.12971720099449158},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1113593578338623},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1016259491443634},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-81-322-2220-0_29","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-81-322-2220-0_29","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1969406363","https://openalex.org/W1981519894","https://openalex.org/W2035247582","https://openalex.org/W2062553629","https://openalex.org/W2088262850","https://openalex.org/W2114620686","https://openalex.org/W2140113728","https://openalex.org/W2197182215","https://openalex.org/W2341179583","https://openalex.org/W6843684147"],"related_works":["https://openalex.org/W1981519894","https://openalex.org/W2391712258","https://openalex.org/W2119837718","https://openalex.org/W2123269154","https://openalex.org/W1986768612","https://openalex.org/W2007305148","https://openalex.org/W1512622233","https://openalex.org/W2046782500","https://openalex.org/W2110469363","https://openalex.org/W1093909","https://openalex.org/W2142466402","https://openalex.org/W2147747432","https://openalex.org/W2091035977","https://openalex.org/W3016062452","https://openalex.org/W1531157385","https://openalex.org/W2137121057","https://openalex.org/W1972459723","https://openalex.org/W2154322908","https://openalex.org/W2152476419","https://openalex.org/W2563411600"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}