{"id":"https://openalex.org/W36304782","doi":"https://doi.org/10.1007/978-81-322-1988-0_9","title":"An Efficient Algorithm for Reducing Wire Length in Three-Layer Channel Routing","display_name":"An Efficient Algorithm for Reducing Wire Length in Three-Layer Channel Routing","publication_year":2014,"publication_date":"2014-08-26","ids":{"openalex":"https://openalex.org/W36304782","doi":"https://doi.org/10.1007/978-81-322-1988-0_9","mag":"36304782"},"language":"en","primary_location":{"id":"doi:10.1007/978-81-322-1988-0_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-81-322-1988-0_9","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068682690","display_name":"Swagata Saha Sau","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Swagata Saha Sau","raw_affiliation_strings":["Department of Computer Science, Sammilani Mahavidyalaya, Baghajatin, Kolkata, West Bengal, 700075, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Sammilani Mahavidyalaya, Baghajatin, Kolkata, West Bengal, 700075, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037279956","display_name":"Rajat Kumar Pal","orcid":"https://orcid.org/0000-0001-9838-6500"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Kumar Pal","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, Kolkata, West Bengal, 700009, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, Kolkata, West Bengal, 700009, India","institution_ids":["https://openalex.org/I106542073"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068682690"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01180947,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6862729787826538},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6129469871520996},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6062608361244202},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5280055999755859},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5197010636329651},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.465760737657547},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46143007278442383},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41555488109588623},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34100857377052307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22579732537269592},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20663344860076904},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20298761129379272},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12755897641181946}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6862729787826538},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6129469871520996},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6062608361244202},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5280055999755859},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5197010636329651},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.465760737657547},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46143007278442383},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41555488109588623},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34100857377052307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22579732537269592},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20663344860076904},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20298761129379272},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12755897641181946},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-81-322-1988-0_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-81-322-1988-0_9","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W42554318","https://openalex.org/W187894309","https://openalex.org/W1605203071","https://openalex.org/W1987980734","https://openalex.org/W2003302587","https://openalex.org/W2046020806","https://openalex.org/W2048444823","https://openalex.org/W2097774291","https://openalex.org/W2128629899","https://openalex.org/W2143474538","https://openalex.org/W2149135540","https://openalex.org/W2539842292","https://openalex.org/W4285719527","https://openalex.org/W4299866835"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W1481897060","https://openalex.org/W2183812348"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}