{"id":"https://openalex.org/W1578078552","doi":"https://doi.org/10.1007/978-3-642-84304-4_5","title":"Timing Driven Partitioning of Combinational Logic","display_name":"Timing Driven Partitioning of Combinational Logic","publication_year":1990,"publication_date":"1990-01-01","ids":{"openalex":"https://openalex.org/W1578078552","doi":"https://doi.org/10.1007/978-3-642-84304-4_5","mag":"1578078552"},"language":"de","primary_location":{"id":"doi:10.1007/978-3-642-84304-4_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-84304-4_5","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"N. Wehn","raw_affiliation_strings":["Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038467628","display_name":"M. Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Glesner","raw_affiliation_strings":["Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081294288","display_name":"A. Kister","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Kister","raw_affiliation_strings":["Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088221154","display_name":"S. Kastner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Kastner","raw_affiliation_strings":["Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Microelectronic Systems, Technical University of Darmstadt, Schlossgartenstrasse 8, D-6100, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059285190"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26024786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"42","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6669352054595947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6618983149528503},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6248921155929565},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5810753703117371},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5516501665115356},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5437411665916443},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5061141848564148},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43573105335235596},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33493712544441223},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3271728754043579},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17299425601959229},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17133751511573792}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6669352054595947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6618983149528503},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6248921155929565},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5810753703117371},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5516501665115356},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5437411665916443},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5061141848564148},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43573105335235596},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33493712544441223},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3271728754043579},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17299425601959229},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17133751511573792}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-84304-4_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-84304-4_5","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1548459443","https://openalex.org/W1978921131","https://openalex.org/W1987067207","https://openalex.org/W2036887642","https://openalex.org/W2082355131","https://openalex.org/W2096908507","https://openalex.org/W2105761964","https://openalex.org/W2120038452","https://openalex.org/W2128326790","https://openalex.org/W2139754408","https://openalex.org/W2154363431","https://openalex.org/W2156550631","https://openalex.org/W2167276231","https://openalex.org/W2168525081","https://openalex.org/W2480120021","https://openalex.org/W4236346444","https://openalex.org/W4241855679","https://openalex.org/W4244092397","https://openalex.org/W4250005417","https://openalex.org/W6602617507","https://openalex.org/W6827483110","https://openalex.org/W6834562537"],"related_works":["https://openalex.org/W1998175862","https://openalex.org/W2107551409","https://openalex.org/W4249541960","https://openalex.org/W2085176210","https://openalex.org/W2119668931","https://openalex.org/W2379444853","https://openalex.org/W2158440114","https://openalex.org/W2012426329","https://openalex.org/W4238069778","https://openalex.org/W2000267092"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}