{"id":"https://openalex.org/W1584880327","doi":"https://doi.org/10.1007/978-3-642-76930-6_12","title":"Emulation of Scan Paths in Sequential Circuit Synthesis","display_name":"Emulation of Scan Paths in Sequential Circuit Synthesis","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W1584880327","doi":"https://doi.org/10.1007/978-3-642-76930-6_12","mag":"1584880327"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-76930-6_12","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-76930-6_12","pdf_url":null,"source":{"id":"https://openalex.org/S4210212548","display_name":"Informatik-Fachberichte","issn_l":"0343-3005","issn":["0343-3005"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatik-Fachberichte","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://elib.uni-stuttgart.de/handle/11682/7921","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074307451","display_name":"Bernhard Eschermann","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]},{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernhard Eschermann","raw_affiliation_strings":["Institut f\u00fcr Rechnerentwurf und Fehlertoleranz (Prof D. Schmid), Universit\u00e4t Karlsruhe, Karlsruhe, Germany","Universit\u00e4t Karlsruhe,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Rechnerentwurf und Fehlertoleranz (Prof D. Schmid), Universit\u00e4t Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Universit\u00e4t Karlsruhe,","institution_ids":["https://openalex.org/I4210119349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]},{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["Institut f\u00fcr Rechnerentwurf und Fehlertoleranz (Prof D. Schmid), Universit\u00e4t Karlsruhe, Karlsruhe, Germany","Universit\u00e4t Karlsruhe,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Rechnerentwurf und Fehlertoleranz (Prof D. Schmid), Universit\u00e4t Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Universit\u00e4t Karlsruhe,","institution_ids":["https://openalex.org/I4210119349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.28537736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8176730275154114},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7465636134147644},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7375550866127014},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7231674194335938},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6442193984985352},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6287317872047424},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6185921430587769},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5941208004951477},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5841942429542542},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5465533137321472},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.519381582736969},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5088870525360107},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4971788227558136},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.48689213395118713},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4719713628292084},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4712260961532593},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4579736888408661},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4350455701351166},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4219253659248352},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.39680248498916626},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3788887858390808},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2529999911785126},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2185114026069641},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1848544478416443},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.14175423979759216},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10363206267356873},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09653788805007935},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.09481334686279297}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8176730275154114},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7465636134147644},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7375550866127014},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7231674194335938},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6442193984985352},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6287317872047424},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6185921430587769},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5941208004951477},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5841942429542542},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5465533137321472},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.519381582736969},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5088870525360107},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4971788227558136},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.48689213395118713},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4719713628292084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4712260961532593},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4579736888408661},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4350455701351166},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4219253659248352},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.39680248498916626},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3788887858390808},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2529999911785126},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2185114026069641},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1848544478416443},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14175423979759216},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10363206267356873},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09653788805007935},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.09481334686279297},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-3-642-76930-6_12","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-76930-6_12","pdf_url":null,"source":{"id":"https://openalex.org/S4210212548","display_name":"Informatik-Fachberichte","issn_l":"0343-3005","issn":["0343-3005"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatik-Fachberichte","raw_type":"book-chapter"},{"id":"pmh:oai:elib.uni-stuttgart.de:11682/7921","is_oa":true,"landing_page_url":"http://elib.uni-stuttgart.de/handle/11682/7921","pdf_url":null,"source":{"id":"https://openalex.org/S4306401556","display_name":"OPUS Publication Server of the University of Stuttgart (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conferenceObject"},{"id":"doi:10.18419/opus-7904","is_oa":true,"landing_page_url":"https://doi.org/10.18419/opus-7904","pdf_url":null,"source":{"id":"https://openalex.org/S7407052998","display_name":"Universit\u00e4tsbibliothek Stuttgart","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Collection"}],"best_oa_location":{"id":"pmh:oai:elib.uni-stuttgart.de:11682/7921","is_oa":true,"landing_page_url":"http://elib.uni-stuttgart.de/handle/11682/7921","pdf_url":null,"source":{"id":"https://openalex.org/S4306401556","display_name":"OPUS Publication Server of the University of Stuttgart (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1581497547","https://openalex.org/W1671314208","https://openalex.org/W2036887642","https://openalex.org/W2111334369","https://openalex.org/W2111667834","https://openalex.org/W2123900388","https://openalex.org/W2125690626","https://openalex.org/W2139230373","https://openalex.org/W2147573597","https://openalex.org/W2279353332","https://openalex.org/W4252688011"],"related_works":["https://openalex.org/W2117171289","https://openalex.org/W2102314186","https://openalex.org/W2128260177","https://openalex.org/W256629098","https://openalex.org/W2233209732","https://openalex.org/W2105797754","https://openalex.org/W4254647022","https://openalex.org/W1592537894","https://openalex.org/W2127184179","https://openalex.org/W1580813266"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}