{"id":"https://openalex.org/W642962640","doi":"https://doi.org/10.1007/978-3-642-54420-0_76","title":"Designing Applications with Predictable Runtime Characteristics for the Baremetal Intel SCC","display_name":"Designing Applications with Predictable Runtime Characteristics for the Baremetal Intel SCC","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W642962640","doi":"https://doi.org/10.1007/978-3-642-54420-0_76","mag":"642962640"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-54420-0_76","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-54420-0_76","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085712473","display_name":"Devendra Rai","orcid":"https://orcid.org/0000-0001-5606-2364"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Devendra Rai","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033793991","display_name":"Lars Schor","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lars Schor","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009887327","display_name":"Nikolay Stoimenov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Nikolay Stoimenov","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072639768","display_name":"Iuliana Bacivarov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Iuliana Bacivarov","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lothar Thiele","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Computer Engineering and Networks Laboratory, ETH Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5085712473"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.8543,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73344948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"779","last_page":"789"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9064191579818726},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.774335503578186},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6746691465377808},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6328203678131104},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5792258381843567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4752117097377777},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4695573151111603},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.468969464302063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39684128761291504},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3495357632637024},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2343137264251709},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06434366106987}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9064191579818726},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.774335503578186},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6746691465377808},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6328203678131104},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5792258381843567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4752117097377777},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4695573151111603},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.468969464302063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39684128761291504},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3495357632637024},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2343137264251709},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06434366106987},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-54420-0_76","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-54420-0_76","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W622584375","https://openalex.org/W1963637299","https://openalex.org/W1974420955","https://openalex.org/W2019629740","https://openalex.org/W2107339178","https://openalex.org/W2108858258","https://openalex.org/W2127655274","https://openalex.org/W2154458184"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W2114699295","https://openalex.org/W3023876411","https://openalex.org/W4248999141","https://openalex.org/W91363257","https://openalex.org/W4255057712","https://openalex.org/W2126398188","https://openalex.org/W4251458280","https://openalex.org/W1547865754","https://openalex.org/W2116570023"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}