{"id":"https://openalex.org/W2158748531","doi":"https://doi.org/10.1007/978-3-642-45628-2_13","title":"Efficient Test Generation for Register Transfer Level Descriptions","display_name":"Efficient Test Generation for Register Transfer Level Descriptions","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2158748531","doi":"https://doi.org/10.1007/978-3-642-45628-2_13","mag":"2158748531"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-45628-2_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-45628-2_13","pdf_url":null,"source":{"id":"https://openalex.org/S4210212548","display_name":"Informatik-Fachberichte","issn_l":"0343-3005","issn":["0343-3005"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatik-Fachberichte","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009279802","display_name":"Ioannis Stamelos","orcid":"https://orcid.org/0000-0001-9440-3633"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"I. Stamelos","raw_affiliation_strings":["Digital Systems and Computers Laboratory, University of Thessaloniki, 54006, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Digital Systems and Computers Laboratory, University of Thessaloniki, 54006, Thessaloniki, Greece","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109250666","display_name":"C. Halatsis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Halatsis","raw_affiliation_strings":["Digital Systems and Computers Laboratory, University of Thessaloniki, 54006, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Digital Systems and Computers Laboratory, University of Thessaloniki, 54006, Thessaloniki, Greece","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009279802"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22932331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6986610293388367},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6776904463768005},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6407333016395569},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5818897485733032},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5259416699409485},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5088210701942444},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.4790329039096832},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.467542827129364},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4556955397129059},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.44983160495758057},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.44781094789505005},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.43557021021842957},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37608370184898376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36679238080978394},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35049477219581604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23152241110801697},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.184421569108963},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17424196004867554},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.130156010389328},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1252751648426056},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12180697917938232},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07434126734733582}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6986610293388367},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6776904463768005},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6407333016395569},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5818897485733032},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5259416699409485},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5088210701942444},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.4790329039096832},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.467542827129364},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4556955397129059},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.44983160495758057},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.44781094789505005},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.43557021021842957},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37608370184898376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36679238080978394},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35049477219581604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23152241110801697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.184421569108963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17424196004867554},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.130156010389328},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1252751648426056},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12180697917938232},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07434126734733582},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-45628-2_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-45628-2_13","pdf_url":null,"source":{"id":"https://openalex.org/S4210212548","display_name":"Informatik-Fachberichte","issn_l":"0343-3005","issn":["0343-3005"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatik-Fachberichte","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W11019726","https://openalex.org/W53844934","https://openalex.org/W204880049","https://openalex.org/W2004437077","https://openalex.org/W2017656663","https://openalex.org/W2045122863","https://openalex.org/W2111994103","https://openalex.org/W2149107969","https://openalex.org/W2173124859","https://openalex.org/W3158027121","https://openalex.org/W6608340587","https://openalex.org/W6651354974","https://openalex.org/W6654807219","https://openalex.org/W6980659882"],"related_works":["https://openalex.org/W2163047760","https://openalex.org/W2157212570","https://openalex.org/W2057433396","https://openalex.org/W2115180022","https://openalex.org/W2955439067","https://openalex.org/W1519923721","https://openalex.org/W2140546147","https://openalex.org/W1494561250","https://openalex.org/W3147676363","https://openalex.org/W2542800311"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}