{"id":"https://openalex.org/W32797343","doi":"https://doi.org/10.1007/978-3-642-42024-5_18","title":"A Modified Gate Replacement Algorithm for Leakage Reduction Using Dual-Tox in CMOS VLSI Circuits","display_name":"A Modified Gate Replacement Algorithm for Leakage Reduction Using Dual-Tox in CMOS VLSI Circuits","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W32797343","doi":"https://doi.org/10.1007/978-3-642-42024-5_18","mag":"32797343"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-42024-5_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-42024-5_18","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079566844","display_name":"Surabhi Singh","orcid":"https://orcid.org/0000-0003-2108-0399"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Surabhi Singh","raw_affiliation_strings":["Microelectronics and VLSI Group, Department of Electronics and Communication Engg., Indian Institute of Technology Roorkee, Roorkee, 247667, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics and VLSI Group, Department of Electronics and Communication Engg., Indian Institute of Technology Roorkee, Roorkee, 247667, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021553938","display_name":"Brajesh Kumar Kaushik","orcid":"https://orcid.org/0000-0002-6414-0032"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Brajesh K. Kaushik","raw_affiliation_strings":["Microelectronics and VLSI Group, Department of Electronics and Communication Engg., Indian Institute of Technology Roorkee, Roorkee, 247667, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics and VLSI Group, Department of Electronics and Communication Engg., Indian Institute of Technology Roorkee, Roorkee, 247667, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudeb Dasgupta","raw_affiliation_strings":["Microelectronics and VLSI Group, Department of Electronics and Communication Engg., Indian Institute of Technology Roorkee, Roorkee, 247667, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics and VLSI Group, Department of Electronics and Communication Engg., Indian Institute of Technology Roorkee, Roorkee, 247667, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079566844"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":3.273,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.90800769,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8315428495407104},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8179275393486023},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7592893838882446},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6495104432106018},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5810294151306152},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5703366994857788},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.4980342388153076},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49235832691192627},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42386484146118164},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.391667902469635},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37066757678985596},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.337501585483551},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2987062931060791},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19847622513771057},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09455904364585876}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8315428495407104},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8179275393486023},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7592893838882446},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6495104432106018},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5810294151306152},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5703366994857788},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.4980342388153076},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49235832691192627},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42386484146118164},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.391667902469635},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37066757678985596},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.337501585483551},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2987062931060791},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19847622513771057},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09455904364585876},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-42024-5_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-42024-5_18","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1598341975","https://openalex.org/W2008926433","https://openalex.org/W2024951121","https://openalex.org/W2032814430","https://openalex.org/W2053083000","https://openalex.org/W2083626899","https://openalex.org/W2113996606","https://openalex.org/W2131862714","https://openalex.org/W2150129170","https://openalex.org/W2175227516","https://openalex.org/W2546070325","https://openalex.org/W3143002681","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W2924345281","https://openalex.org/W2122696791","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W3080559572","https://openalex.org/W2130544382","https://openalex.org/W2171305391","https://openalex.org/W2067581760","https://openalex.org/W2544418033"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-01-15T23:16:33.117629","created_date":"2025-10-10T00:00:00"}