{"id":"https://openalex.org/W56028847","doi":"https://doi.org/10.1007/978-3-642-37949-9_33","title":"Design of Low Power FSM Using Verilog in VLSI","display_name":"Design of Low Power FSM Using Verilog in VLSI","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W56028847","doi":"https://doi.org/10.1007/978-3-642-37949-9_33","mag":"56028847"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-37949-9_33","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-37949-9_33","pdf_url":null,"source":{"id":"https://openalex.org/S4393917809","display_name":"Lecture notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","issn_l":"1867-8211","issn":["1867-8211","1867-822X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067515576","display_name":"Himani Mittal","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Himani Mittal","raw_affiliation_strings":["J.S.S. Academy of Technical Education, Noida, India"],"affiliations":[{"raw_affiliation_string":"J.S.S. Academy of Technical Education, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Dinesh Chandra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dinesh Chandra","raw_affiliation_strings":["J.S.S. Academy of Technical Education, Noida, India"],"affiliations":[{"raw_affiliation_string":"J.S.S. Academy of Technical Education, Noida, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109526843","display_name":"Arvind Tiwari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arvind Tiwari","raw_affiliation_strings":["J.S.S. Academy of Technical Education, Noida, India"],"affiliations":[{"raw_affiliation_string":"J.S.S. Academy of Technical Education, Noida, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067515576"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03223743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"386"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6693226099014282},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6535897850990295},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6370623111724854},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5460900068283081},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5149820446968079},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4935237169265747},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4880281984806061},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47646641731262207},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.462035208940506},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4613087475299835},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4524012506008148},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37260910868644714},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33200937509536743},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20135000348091125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19424358010292053},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11886006593704224}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6693226099014282},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6535897850990295},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6370623111724854},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5460900068283081},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5149820446968079},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4935237169265747},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4880281984806061},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47646641731262207},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.462035208940506},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4613087475299835},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4524012506008148},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37260910868644714},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33200937509536743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20135000348091125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19424358010292053},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11886006593704224},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-37949-9_33","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-37949-9_33","pdf_url":null,"source":{"id":"https://openalex.org/S4393917809","display_name":"Lecture notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","issn_l":"1867-8211","issn":["1867-8211","1867-822X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2017650358","https://openalex.org/W2041162370","https://openalex.org/W2048076817","https://openalex.org/W2111485030","https://openalex.org/W2123198118","https://openalex.org/W2136241326","https://openalex.org/W2152938140","https://openalex.org/W2161455936","https://openalex.org/W2615428366"],"related_works":["https://openalex.org/W2535130387","https://openalex.org/W2205347728","https://openalex.org/W2188166871","https://openalex.org/W1531819087","https://openalex.org/W2045651232","https://openalex.org/W2017650358","https://openalex.org/W3013757523","https://openalex.org/W2096532933","https://openalex.org/W2783755876","https://openalex.org/W2141941412"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}