{"id":"https://openalex.org/W90262489","doi":"https://doi.org/10.1007/978-3-642-36812-7_24","title":"Automatic Design Flow for Creating a Custom Multi-FPGA Board Netlist","display_name":"Automatic Design Flow for Creating a Custom Multi-FPGA Board Netlist","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W90262489","doi":"https://doi.org/10.1007/978-3-642-36812-7_24","mag":"90262489"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-36812-7_24","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-36812-7_24","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000039972","display_name":"Qingshan Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Qingshan Tang","raw_affiliation_strings":["LIP6, Universit\u00e9 de Pierre et Marie Curie, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, Universit\u00e9 de Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108676900","display_name":"Matthieu Tuna","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthieu Tuna","raw_affiliation_strings":["Flexras Technologies, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["Flexras Technologies, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, Universit\u00e9 de Pierre et Marie Curie, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, Universit\u00e9 de Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.1836,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.86258469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"221","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9077576398849487},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8520678877830505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7528640627861023},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7209286689758301},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6536964178085327},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5856552720069885},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5637431740760803},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5609952211380005},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5086194276809692},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.48349836468696594},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.45914125442504883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44914698600769043},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3937344253063202},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3388507664203644},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17386582493782043},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07616826891899109}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9077576398849487},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8520678877830505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7528640627861023},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7209286689758301},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6536964178085327},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5856552720069885},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5637431740760803},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5609952211380005},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5086194276809692},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48349836468696594},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.45914125442504883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44914698600769043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3937344253063202},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3388507664203644},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17386582493782043},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07616826891899109}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-642-36812-7_24","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-36812-7_24","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-00818279v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00818279","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"The 9th International Symposium on Applied Reconfigurable Computing, ARC 2013, Mar 2013, Los Angeles, United States. pp.221, ⟨10.1007/978-3-642-36812-7_24⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2123076670","https://openalex.org/W2038511870","https://openalex.org/W1995821058","https://openalex.org/W2157541699","https://openalex.org/W2075511834","https://openalex.org/W3129822007","https://openalex.org/W2326620043","https://openalex.org/W2126475478","https://openalex.org/W2543290882"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}