{"id":"https://openalex.org/W2245672420","doi":"https://doi.org/10.1007/978-3-642-33941-7_27","title":"Optimization of the Binary Adder Architectures Implemented in ASICs and FPGAs","display_name":"Optimization of the Binary Adder Architectures Implemented in ASICs and FPGAs","publication_year":2012,"publication_date":"2012-10-31","ids":{"openalex":"https://openalex.org/W2245672420","doi":"https://doi.org/10.1007/978-3-642-33941-7_27","mag":"2245672420"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-33941-7_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-33941-7_27","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003589745","display_name":"Bojan Jovanovi\u0107","orcid":"https://orcid.org/0000-0002-5503-7260"},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":true,"raw_author_name":"Bojan Jovanovi\u0107","raw_affiliation_strings":["Faculty of Electronic Engineering, Dept. of Electronics, University of Ni\u0161, A. Medvedeva 14, 1800, Ni\u0161, Serbia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, Dept. of Electronics, University of Ni\u0161, A. Medvedeva 14, 1800, Ni\u0161, Serbia","institution_ids":["https://openalex.org/I152518017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108531173","display_name":"Milun Jevti\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"Milun Jevti\u0107","raw_affiliation_strings":["Faculty of Electronic Engineering, Dept. of Electronics, University of Ni\u0161, A. Medvedeva 14, 1800, Ni\u0161, Serbia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, Dept. of Electronics, University of Ni\u0161, A. Medvedeva 14, 1800, Ni\u0161, Serbia","institution_ids":["https://openalex.org/I152518017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003589745"],"corresponding_institution_ids":["https://openalex.org/I152518017"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.25713223,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"295","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9310869574546814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7454870343208313},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.696984052658081},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.5998095273971558},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5396599173545837},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.524128258228302},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.458088755607605},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45526909828186035},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4537546634674072},{"id":"https://openalex.org/keywords/look-ahead","display_name":"Look-ahead","score":0.43997716903686523},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4252206087112427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37706029415130615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33463722467422485},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20088571310043335},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16265389323234558}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9310869574546814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7454870343208313},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.696984052658081},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.5998095273971558},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5396599173545837},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.524128258228302},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.458088755607605},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45526909828186035},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4537546634674072},{"id":"https://openalex.org/C147297375","wikidata":"https://www.wikidata.org/wiki/Q6674930","display_name":"Look-ahead","level":2,"score":0.43997716903686523},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4252206087112427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37706029415130615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33463722467422485},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20088571310043335},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16265389323234558},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-33941-7_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-33941-7_27","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1512375387","https://openalex.org/W1582635688","https://openalex.org/W1962487062","https://openalex.org/W1976039195","https://openalex.org/W2026630818","https://openalex.org/W2089413126","https://openalex.org/W2097414281","https://openalex.org/W2099512056","https://openalex.org/W2104203942","https://openalex.org/W2111568453","https://openalex.org/W2130237970","https://openalex.org/W2131647018","https://openalex.org/W2138968074","https://openalex.org/W2142727297","https://openalex.org/W2152473162","https://openalex.org/W2159229333","https://openalex.org/W2227223434","https://openalex.org/W2578735785","https://openalex.org/W4250041435"],"related_works":["https://openalex.org/W2127980940","https://openalex.org/W2605666407","https://openalex.org/W1584617340","https://openalex.org/W2064215635","https://openalex.org/W2532181444","https://openalex.org/W986131379","https://openalex.org/W2950842282","https://openalex.org/W2057091512","https://openalex.org/W2157955791","https://openalex.org/W2349432478"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}