{"id":"https://openalex.org/W54904830","doi":"https://doi.org/10.1007/978-3-642-31494-0_46","title":"Design of Combinational and Sequential Circuits Using Novel Feedthrough Logic","display_name":"Design of Combinational and Sequential Circuits Using Novel Feedthrough Logic","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W54904830","doi":"https://doi.org/10.1007/978-3-642-31494-0_46","mag":"54904830"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-31494-0_46","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-31494-0_46","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025940959","display_name":"Soumya Sahoo","orcid":"https://orcid.org/0000-0002-3226-8146"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sauvagya Ranjan Sahoo","raw_affiliation_strings":["Department of Electronics & Communication Engg., National Institute of Technology, Rourkela, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engg., National Institute of Technology, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102228050","display_name":"Kamala Kanta Mahapatra","orcid":null},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kamala Kanta Mahapatra","raw_affiliation_strings":["Department of Electronics & Communication Engg., National Institute of Technology, Rourkela, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engg., National Institute of Technology, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025940959"],"corresponding_institution_ids":["https://openalex.org/I16292982"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0339866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"367","last_page":"369"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7568302154541016},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.7562339901924133},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6279659271240234},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6153590083122253},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5669686794281006},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5503491759300232},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5497142672538757},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5357891917228699},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.530177116394043},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5295777320861816},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5266530513763428},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.507450520992279},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49469301104545593},{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.4856899678707123},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4760589301586151},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45619139075279236},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.41493937373161316},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4134274423122406},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3694961369037628},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.295024573802948},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25168222188949585},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2463996410369873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23778364062309265},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18534743785858154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11571061611175537},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07901069521903992},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0686047375202179}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7568302154541016},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.7562339901924133},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6279659271240234},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6153590083122253},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5669686794281006},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5503491759300232},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5497142672538757},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5357891917228699},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.530177116394043},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5295777320861816},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5266530513763428},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.507450520992279},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49469301104545593},{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.4856899678707123},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4760589301586151},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45619139075279236},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.41493937373161316},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4134274423122406},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3694961369037628},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.295024573802948},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25168222188949585},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2463996410369873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23778364062309265},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18534743785858154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11571061611175537},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07901069521903992},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0686047375202179},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-31494-0_46","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-31494-0_46","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1602562456","https://openalex.org/W2017306469","https://openalex.org/W2053325738","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2337663055","https://openalex.org/W2533687389","https://openalex.org/W4382119493","https://openalex.org/W1596392535","https://openalex.org/W2373127312","https://openalex.org/W2155174752","https://openalex.org/W2370649629","https://openalex.org/W2356140560","https://openalex.org/W2488971671","https://openalex.org/W4321609265"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}