{"id":"https://openalex.org/W48640290","doi":"https://doi.org/10.1007/978-3-642-24669-2_34","title":"A Cluster Computer Performance Predictor for Memory Scheduling","display_name":"A Cluster Computer Performance Predictor for Memory Scheduling","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W48640290","doi":"https://doi.org/10.1007/978-3-642-24669-2_34","mag":"48640290"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-24669-2_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-24669-2_34","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/36140","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033425385","display_name":"M\u00f3nica Serrano","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"M\u00f3nica Serrano","raw_affiliation_strings":["Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019439041","display_name":"Houcine Hassan","orcid":"https://orcid.org/0000-0002-2038-0587"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Houcine Hassan","raw_affiliation_strings":["Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Duato","raw_affiliation_strings":["Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering (DISCA), Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5033425385"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4531,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61290323,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8597517609596252},{"id":"https://openalex.org/keywords/motherboard","display_name":"Motherboard","score":0.8584573268890381},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.5271161198616028},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5078516602516174},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4802284836769104},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4590609669685364},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44608867168426514},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.444353312253952},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4416294991970062},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4317273795604706},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3890073895454407},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.38348978757858276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.349901020526886},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3498615324497223},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3453303575515747}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8597517609596252},{"id":"https://openalex.org/C2777697265","wikidata":"https://www.wikidata.org/wiki/Q4321","display_name":"Motherboard","level":2,"score":0.8584573268890381},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.5271161198616028},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5078516602516174},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4802284836769104},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4590609669685364},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44608867168426514},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.444353312253952},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4416294991970062},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4317273795604706},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3890073895454407},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.38348978757858276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.349901020526886},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3498615324497223},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3453303575515747},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-642-24669-2_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-24669-2_34","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:riunet.upv.es:10251/36140","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/36140","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/bookPart"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/36140","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/36140","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/bookPart"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1968858385","https://openalex.org/W1980670496","https://openalex.org/W2030290822","https://openalex.org/W2064183244","https://openalex.org/W2068757253","https://openalex.org/W2070010964","https://openalex.org/W2098278566","https://openalex.org/W2099284560","https://openalex.org/W2103884786","https://openalex.org/W2139841382","https://openalex.org/W2140370341","https://openalex.org/W2144056767","https://openalex.org/W2149984258","https://openalex.org/W2166040456","https://openalex.org/W2169019399","https://openalex.org/W2169299343","https://openalex.org/W2899776364","https://openalex.org/W4240262711"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4243333834","https://openalex.org/W1554378476","https://openalex.org/W4214748026","https://openalex.org/W4293054943","https://openalex.org/W2041174925","https://openalex.org/W2493772236","https://openalex.org/W4389371524","https://openalex.org/W1968858385","https://openalex.org/W3011604058"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}