{"id":"https://openalex.org/W108300687","doi":"https://doi.org/10.1007/978-3-642-24154-3_10","title":"Performance-Driven Clustering of Asynchronous Circuits","display_name":"Performance-Driven Clustering of Asynchronous Circuits","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W108300687","doi":"https://doi.org/10.1007/978-3-642-24154-3_10","mag":"108300687"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-24154-3_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-24154-3_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035435609","display_name":"Georgios D. Dimou","orcid":"https://orcid.org/0009-0009-4755-2199"},"institutions":[{"id":"https://openalex.org/I4210133922","display_name":"Fulcrum Corporation (United States)","ror":"https://ror.org/03jst3522","country_code":"US","type":"company","lineage":["https://openalex.org/I4210133922"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Georgios D. Dimou","raw_affiliation_strings":["Fulcrum Microsystems Inc., Calabasas, CA, USA","Fulcrum Microsystems Inc., Calabasas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fulcrum Microsystems Inc., Calabasas, CA, USA","institution_ids":["https://openalex.org/I4210133922"]},{"raw_affiliation_string":"Fulcrum Microsystems Inc., Calabasas, USA","institution_ids":["https://openalex.org/I4210133922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210133922","display_name":"Fulcrum Corporation (United States)","ror":"https://ror.org/03jst3522","country_code":"US","type":"company","lineage":["https://openalex.org/I4210133922"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter A. Beerel","raw_affiliation_strings":["Fulcrum Microsystems Inc., Calabasas, CA, USA","Ming Hsieh Dept. of Elec. Eng., University of Southern California, Los Angeles, CA, USA","Ming Hsieh Dept. of Elec. Eng., University of Southern California, Los Angeles, USA","Fulcrum Microsystems Inc., Calabasas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fulcrum Microsystems Inc., Calabasas, CA, USA","institution_ids":["https://openalex.org/I4210133922"]},{"raw_affiliation_string":"Ming Hsieh Dept. of Elec. Eng., University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Dept. of Elec. Eng., University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Fulcrum Microsystems Inc., Calabasas, USA","institution_ids":["https://openalex.org/I4210133922"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062614463","display_name":"Andrew Lines","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133922","display_name":"Fulcrum Corporation (United States)","ror":"https://ror.org/03jst3522","country_code":"US","type":"company","lineage":["https://openalex.org/I4210133922"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew M. Lines","raw_affiliation_strings":["Fulcrum Microsystems Inc., Calabasas, CA, USA","Fulcrum Microsystems Inc., Calabasas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fulcrum Microsystems Inc., Calabasas, CA, USA","institution_ids":["https://openalex.org/I4210133922"]},{"raw_affiliation_string":"Fulcrum Microsystems Inc., Calabasas, USA","institution_ids":["https://openalex.org/I4210133922"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.2846,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77271646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8896703720092773},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8828644156455994},{"id":"https://openalex.org/keywords/liveness","display_name":"Liveness","score":0.7365201711654663},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7143691182136536},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.648719310760498},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5987228155136108},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.576962411403656},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.567436695098877},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45753127336502075},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4439198672771454},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4178483188152313},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3365899622440338},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2754881978034973},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2625281810760498},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2588459849357605},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1809748113155365},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14956629276275635},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.11151719093322754},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10169565677642822},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09218189120292664},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.06657049059867859}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8896703720092773},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8828644156455994},{"id":"https://openalex.org/C15569618","wikidata":"https://www.wikidata.org/wiki/Q3561421","display_name":"Liveness","level":2,"score":0.7365201711654663},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7143691182136536},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.648719310760498},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5987228155136108},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.576962411403656},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.567436695098877},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45753127336502075},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4439198672771454},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4178483188152313},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3365899622440338},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2754881978034973},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2625281810760498},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2588459849357605},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1809748113155365},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14956629276275635},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.11151719093322754},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10169565677642822},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09218189120292664},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.06657049059867859},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-24154-3_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-24154-3_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W1597692535","https://openalex.org/W1911291911","https://openalex.org/W2088643059","https://openalex.org/W2097453879","https://openalex.org/W2100382727","https://openalex.org/W2113009072","https://openalex.org/W2123196056","https://openalex.org/W2137541450","https://openalex.org/W2140712105","https://openalex.org/W2155147849","https://openalex.org/W2164066430","https://openalex.org/W3140817820","https://openalex.org/W4242530255"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W1502478103","https://openalex.org/W2109350679","https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W1482079447","https://openalex.org/W2127795343","https://openalex.org/W2119881965","https://openalex.org/W1977181099","https://openalex.org/W1991539879"],"abstract_inverted_index":null,"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}