{"id":"https://openalex.org/W146324612","doi":"https://doi.org/10.1007/978-3-642-23178-0_25","title":"CacheVisor: A Toolset for Visualizing Shared Caches in Multicore and Multithreaded Processors","display_name":"CacheVisor: A Toolset for Visualizing Shared Caches in Multicore and Multithreaded Processors","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W146324612","doi":"https://doi.org/10.1007/978-3-642-23178-0_25","mag":"146324612"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-23178-0_25","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-23178-0_25","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087128492","display_name":"Dmitry Evtyushkin","orcid":"https://orcid.org/0000-0002-0549-0438"},"institutions":[{"id":"https://openalex.org/I115911606","display_name":"Moscow State Institute of Electronics and Mathematics","ror":"https://ror.org/05dhkbw86","country_code":"RU","type":"education","lineage":["https://openalex.org/I115911606"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Dmitry Evtyushkin","raw_affiliation_strings":["Department of Computer Systems and Networks, Moscow State Institute of Electronics and Mathematics (Technical University), B. Trekhsvyatitelski per. 3, Moscow, 109028, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems and Networks, Moscow State Institute of Electronics and Mathematics (Technical University), B. Trekhsvyatitelski per. 3, Moscow, 109028, Russia","institution_ids":["https://openalex.org/I115911606"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050350402","display_name":"Peter Panfilov","orcid":"https://orcid.org/0000-0001-6567-6309"},"institutions":[{"id":"https://openalex.org/I115911606","display_name":"Moscow State Institute of Electronics and Mathematics","ror":"https://ror.org/05dhkbw86","country_code":"RU","type":"education","lineage":["https://openalex.org/I115911606"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Peter Panfilov","raw_affiliation_strings":["Department of Computer Systems and Networks, Moscow State Institute of Electronics and Mathematics (Technical University), B. Trekhsvyatitelski per. 3, Moscow, 109028, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems and Networks, Moscow State Institute of Electronics and Mathematics (Technical University), B. Trekhsvyatitelski per. 3, Moscow, 109028, Russia","institution_ids":["https://openalex.org/I115911606"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066100959","display_name":"Dmitry Ponomarev","orcid":"https://orcid.org/0009-0006-5656-2258"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dmitry Ponomarev","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, NY, USA, 13902-6000"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, NY, USA, 13902-6000","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087128492"],"corresponding_institution_ids":["https://openalex.org/I115911606"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4531,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63776882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9247124791145325},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7265931367874146},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7233161330223083},{"id":"https://openalex.org/keywords/false-sharing","display_name":"False sharing","score":0.6094528436660767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5938469171524048},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5834279656410217},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5384213328361511},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5302467346191406},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5139617323875427},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4879398047924042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35472750663757324},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.33287733793258667},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.09543034434318542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9247124791145325},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7265931367874146},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7233161330223083},{"id":"https://openalex.org/C5165142","wikidata":"https://www.wikidata.org/wiki/Q5432732","display_name":"False sharing","level":5,"score":0.6094528436660767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5938469171524048},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5834279656410217},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5384213328361511},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5302467346191406},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5139617323875427},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4879398047924042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35472750663757324},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.33287733793258667},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.09543034434318542}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-23178-0_25","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-23178-0_25","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2034919323","https://openalex.org/W2098228187","https://openalex.org/W2121082877","https://openalex.org/W2135089498","https://openalex.org/W2143773524","https://openalex.org/W2146593389","https://openalex.org/W4245987560"],"related_works":["https://openalex.org/W2290179447","https://openalex.org/W2145592252","https://openalex.org/W2050424343","https://openalex.org/W2171570154","https://openalex.org/W2407815036","https://openalex.org/W4255008187","https://openalex.org/W2123859627","https://openalex.org/W4250205214","https://openalex.org/W2036306661","https://openalex.org/W2118508246"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}