{"id":"https://openalex.org/W1570562033","doi":"https://doi.org/10.1007/978-3-642-15234-4_14","title":"RACE: A Rapid, ArChitectural Simulation and Synthesis Framework for Embedded Processors","display_name":"RACE: A Rapid, ArChitectural Simulation and Synthesis Framework for Embedded Processors","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W1570562033","doi":"https://doi.org/10.1007/978-3-642-15234-4_14","mag":"1570562033"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-15234-4_14","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-642-15234-4_14","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-3-642-15234-4_14.pdf","source":{"id":"https://openalex.org/S4210175514","display_name":"IFIP International Federation for Information Processing/IFIP","issn_l":"1571-5736","issn":["1571-5736","1861-2288"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP Advances in Information and Communication Technology","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://link.springer.com/content/pdf/10.1007%2F978-3-642-15234-4_14.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058096999","display_name":"Roshan Ragel","orcid":"https://orcid.org/0000-0002-4511-2335"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Roshan Ragel","raw_affiliation_strings":["Embedded Systems and Computer Architecture Lab (ESCAL), Department of Computer Engineering, University of Peradeniya, Peradeniya, Sri Lanka","University of peradeniya"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Computer Architecture Lab (ESCAL), Department of Computer Engineering, University of Peradeniya, Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"University of peradeniya","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003264025","display_name":"Angelo Ambrose","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Angelo Ambrose","raw_affiliation_strings":["Embedded Systems Lab (ESL), School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","University Of New south Wales"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Lab (ESL), School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"University Of New south Wales","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023505042","display_name":"Jorgen Peddersen","orcid":"https://orcid.org/0000-0001-5952-769X"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Jorgen Peddersen","raw_affiliation_strings":["Embedded Systems Lab (ESL), School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","University Of New south Wales"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Lab (ESL), School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"University Of New south Wales","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["Embedded Systems Lab (ESL), School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","University Of New south Wales"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Lab (ESL), School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"University Of New south Wales","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3729,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62810559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7887473702430725},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.628809928894043},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.5966916084289551},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5850610733032227},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.553167998790741},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5352597236633301},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5120676159858704},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4818790555000305},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4807595908641815},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.4730486273765564},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4161268472671509},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.413272500038147},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4132137596607208},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2267141044139862},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21200188994407654},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15212604403495789}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7887473702430725},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.628809928894043},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.5966916084289551},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5850610733032227},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.553167998790741},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5352597236633301},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5120676159858704},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4818790555000305},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4807595908641815},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.4730486273765564},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4161268472671509},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.413272500038147},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4132137596607208},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2267141044139862},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21200188994407654},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15212604403495789},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-3-642-15234-4_14","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-642-15234-4_14","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-3-642-15234-4_14.pdf","source":{"id":"https://openalex.org/S4210175514","display_name":"IFIP International Federation for Information Processing/IFIP","issn_l":"1571-5736","issn":["1571-5736","1861-2288"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP Advances in Information and Communication Technology","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.635.6251","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.635.6251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/01/05/44/80/PDF/final_012.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-01054480v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01054480","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"7th IFIP TC 10 Working Conference on Distributed, Parallel and Biologically Inspired Systems (DIPES) / 3rd IFIP TC 10 International Conference on Biologically-Inspired Collaborative Computing (BICC) / Held as Part of World Computer Congress (WCC) , Sep 2010, Brisbane, Australia. pp.137-144, ⟨10.1007/978-3-642-15234-4_14⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1007/978-3-642-15234-4_14","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-642-15234-4_14","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-3-642-15234-4_14.pdf","source":{"id":"https://openalex.org/S4210175514","display_name":"IFIP International Federation for Information Processing/IFIP","issn_l":"1571-5736","issn":["1571-5736","1861-2288"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP Advances in Information and Communication Technology","raw_type":"book-chapter"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1570562033.pdf","grobid_xml":"https://content.openalex.org/works/W1570562033.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W1612189975","https://openalex.org/W2032094184","https://openalex.org/W2050302227","https://openalex.org/W2122972826","https://openalex.org/W2125778714"],"related_works":["https://openalex.org/W2036206036","https://openalex.org/W3002622661","https://openalex.org/W2139112224","https://openalex.org/W2539200741","https://openalex.org/W37150954","https://openalex.org/W2551798393","https://openalex.org/W2125485192","https://openalex.org/W1570677834","https://openalex.org/W1980898636","https://openalex.org/W2883183116"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}