{"id":"https://openalex.org/W1818681049","doi":"https://doi.org/10.1007/978-3-642-11802-9_40","title":"A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder","display_name":"A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W1818681049","doi":"https://doi.org/10.1007/978-3-642-11802-9_40","mag":"1818681049"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-11802-9_40","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-11802-9_40","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011214102","display_name":"Fabio Frustaci","orcid":"https://orcid.org/0000-0001-5795-4321"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Frustaci","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, 87036, Rende, (CS), Italy","Department of Electronics, Computer Science and Systems; University of Calabria; Rende(CS) Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, 87036, Rende, (CS), Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems; University of Calabria; Rende(CS) Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, 87036, Rende, (CS), Italy","Department of Electronics, Computer Science and Systems; University of Calabria; Rende(CS) Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, 87036, Rende, (CS), Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems; University of Calabria; Rende(CS) Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.8901,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66594856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7977710366249084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7859439849853516},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6590739488601685},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6097456812858582},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4713408648967743},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4502635598182678},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43754512071609497},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.41436439752578735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3933090269565582},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39076685905456543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2552013695240021},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2516493499279022},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0694168210029602}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7977710366249084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7859439849853516},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6590739488601685},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6097456812858582},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4713408648967743},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4502635598182678},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43754512071609497},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.41436439752578735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3933090269565582},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39076685905456543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2552013695240021},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2516493499279022},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0694168210029602},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-11802-9_40","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-11802-9_40","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W620009297","https://openalex.org/W655609028","https://openalex.org/W1590907107","https://openalex.org/W1922693460","https://openalex.org/W1963965124","https://openalex.org/W2031967364","https://openalex.org/W2097414281","https://openalex.org/W2126388843","https://openalex.org/W2131941931","https://openalex.org/W2140069394","https://openalex.org/W2161671546","https://openalex.org/W2168543008","https://openalex.org/W2170265438","https://openalex.org/W4250041435"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W4231158717","https://openalex.org/W3174071739","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W2150513440","https://openalex.org/W4387736942","https://openalex.org/W3012367613"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}