{"id":"https://openalex.org/W1518667739","doi":"https://doi.org/10.1007/978-3-642-11802-9_34","title":"Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates","display_name":"Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W1518667739","doi":"https://doi.org/10.1007/978-3-642-11802-9_34","mag":"1518667739"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-11802-9_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-11802-9_34","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076165378","display_name":"Sidinei Ghissoni","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I72872986","display_name":"Universidade Federal do Pampa","ror":"https://ror.org/003qt4p19","country_code":"BR","type":"education","lineage":["https://openalex.org/I72872986"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sidinei Ghissoni","raw_affiliation_strings":["PGMICRO-UFRGS, Porto Alegre, RS, Brazil","UNIPAMPA-Alegrete, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO-UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"UNIPAMPA-Alegrete, RS, Brazil","institution_ids":["https://openalex.org/I72872986"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Joao Batista dos Santos Martins","orcid":null},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Joao Batista dos Santos Martins","raw_affiliation_strings":["PPGEE-UFSM, Santa Maria, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGEE-UFSM, Santa Maria, RS, Brazil","institution_ids":["https://openalex.org/I33501960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Augusto da Luz Reis","raw_affiliation_strings":["PGMICRO-UFRGS, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO-UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039448613","display_name":"Jos\u00e9 Monteiro","orcid":"https://orcid.org/0000-0003-0603-2268"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose Carlos Monteiro","raw_affiliation_strings":["INESC-IST, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-IST, Lisboa, Portugal","institution_ids":["https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0137851,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"297","last_page":"306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6695080995559692},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6208160519599915},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6013540029525757},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5320571064949036},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5161884427070618},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4754973351955414},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.46165430545806885},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.458029568195343},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.45277196168899536},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42193907499313354},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.416256844997406},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41258955001831055},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40245819091796875},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.3785746395587921},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24894461035728455},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2025231122970581},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12131199240684509}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6695080995559692},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6208160519599915},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6013540029525757},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5320571064949036},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5161884427070618},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4754973351955414},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.46165430545806885},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.458029568195343},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.45277196168899536},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42193907499313354},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.416256844997406},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41258955001831055},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40245819091796875},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.3785746395587921},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24894461035728455},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2025231122970581},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12131199240684509},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-11802-9_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-11802-9_34","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W2157024459","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2160574794","https://openalex.org/W2171566066","https://openalex.org/W2037265027","https://openalex.org/W2290310756","https://openalex.org/W3080559572","https://openalex.org/W2544418033","https://openalex.org/W4212898802","https://openalex.org/W1017999001","https://openalex.org/W1847991147"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}