{"id":"https://openalex.org/W2101399110","doi":"https://doi.org/10.1007/978-3-540-95948-9_3","title":"Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits","display_name":"Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2101399110","doi":"https://doi.org/10.1007/978-3-540-95948-9_3","mag":"2101399110"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-95948-9_3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-95948-9_3","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/173589","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Armin Tajalli","raw_affiliation_strings":["Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), 1015, Lausanne, Switzerland","Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland 1015#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), 1015, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland 1015#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Information Eng. Dept., University of Siena, 53100, Siena, Italy","Information Eng. Dept., University of Siena, Siena, Italy 53100#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Eng. Dept., University of Siena, 53100, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Information Eng. Dept., University of Siena, Siena, Italy 53100#TAB#","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110250651","display_name":"E.J. Brauer","orcid":null},"institutions":[{"id":"https://openalex.org/I203172682","display_name":"Northern Arizona University","ror":"https://ror.org/0272j5188","country_code":"US","type":"education","lineage":["https://openalex.org/I203172682"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elizabeth J. Brauer","raw_affiliation_strings":["Electrical Eng. Dept., Northern Arizona Univ., Flagstaff, AZ 86011, USA","Electrical Eng. Dept., Northern Arizona Univ., Flagstaff, USA AZ 86011"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Eng. Dept., Northern Arizona Univ., Flagstaff, AZ 86011, USA","institution_ids":["https://openalex.org/I203172682"]},{"raw_affiliation_string":"Electrical Eng. Dept., Northern Arizona Univ., Flagstaff, USA AZ 86011","institution_ids":["https://openalex.org/I203172682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), 1015, Lausanne, Switzerland","Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland 1015#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), 1015, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Lab. (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland 1015#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.9707,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70999874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7385424375534058},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6526412963867188},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.6102200746536255},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.587671160697937},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5743213295936584},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5586691498756409},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.525018036365509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5227451324462891},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5011084079742432},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4976644814014435},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47156354784965515},{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"Ultra low power","score":0.4643924832344055},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4602377414703369},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4175344705581665},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.41610392928123474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.387890487909317},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3163125514984131},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2138366401195526},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.1458328366279602},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.07833090424537659},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0706900954246521}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7385424375534058},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6526412963867188},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.6102200746536255},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.587671160697937},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5743213295936584},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5586691498756409},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.525018036365509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5227451324462891},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5011084079742432},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4976644814014435},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47156354784965515},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.4643924832344055},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4602377414703369},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4175344705581665},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.41610392928123474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.387890487909317},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3163125514984131},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2138366401195526},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1458328366279602},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.07833090424537659},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0706900954246521},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1007/978-3-540-95948-9_3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-95948-9_3","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.891.7166","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.891.7166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://infoscience.epfl.ch/record/125621/files/2008_PATMOS_STSCLSFB_Tajalli.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:173589","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173589","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:125621","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/125621","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:173589","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173589","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W160671272","https://openalex.org/W275470402","https://openalex.org/W1481844782","https://openalex.org/W1577607842","https://openalex.org/W1966401750","https://openalex.org/W1967171495","https://openalex.org/W2018219387","https://openalex.org/W2036522801","https://openalex.org/W2056489119","https://openalex.org/W2097919284","https://openalex.org/W2099144852","https://openalex.org/W2115970471","https://openalex.org/W2155705109","https://openalex.org/W2159448561","https://openalex.org/W2533651815"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2152533674","https://openalex.org/W2580743037","https://openalex.org/W3023368799","https://openalex.org/W127821896","https://openalex.org/W2112242076","https://openalex.org/W4242766712","https://openalex.org/W2159448561","https://openalex.org/W2532289323"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}