{"id":"https://openalex.org/W1600684200","doi":"https://doi.org/10.1007/978-3-540-95948-9_21","title":"A Performance-Driven Multilevel Framework for the X-Based Full-Chip Router","display_name":"A Performance-Driven Multilevel Framework for the X-Based Full-Chip Router","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W1600684200","doi":"https://doi.org/10.1007/978-3-540-95948-9_21","mag":"1600684200"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-95948-9_21","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-95948-9_21","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5062800747"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.9121,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.81330035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8470951318740845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7718188166618347},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7406544089317322},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.635567307472229},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5002593994140625},{"id":"https://openalex.org/keywords/hierarchical-routing","display_name":"Hierarchical routing","score":0.4772505760192871},{"id":"https://openalex.org/keywords/metrics","display_name":"Metrics","score":0.4612198770046234},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.44425255060195923},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43362730741500854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43057823181152344},{"id":"https://openalex.org/keywords/policy-based-routing","display_name":"Policy-based routing","score":0.42984533309936523},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.41622740030288696},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41358262300491333},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.381695032119751},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3478609025478363},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3451671600341797},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32905033230781555},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.29700422286987305},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2948693037033081},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.1929880976676941},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14016994833946228},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10830578207969666},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08701854944229126},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0822889506816864}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8470951318740845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7718188166618347},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7406544089317322},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.635567307472229},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5002593994140625},{"id":"https://openalex.org/C177818476","wikidata":"https://www.wikidata.org/wiki/Q12878103","display_name":"Hierarchical routing","level":5,"score":0.4772505760192871},{"id":"https://openalex.org/C195780805","wikidata":"https://www.wikidata.org/wiki/Q1535986","display_name":"Metrics","level":5,"score":0.4612198770046234},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.44425255060195923},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43362730741500854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43057823181152344},{"id":"https://openalex.org/C196423136","wikidata":"https://www.wikidata.org/wiki/Q7209671","display_name":"Policy-based routing","level":5,"score":0.42984533309936523},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.41622740030288696},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41358262300491333},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.381695032119751},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3478609025478363},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3451671600341797},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32905033230781555},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.29700422286987305},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2948693037033081},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.1929880976676941},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14016994833946228},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10830578207969666},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08701854944229126},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0822889506816864}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-95948-9_21","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-95948-9_21","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1973639747","https://openalex.org/W2046586709","https://openalex.org/W2080879057","https://openalex.org/W2097774291","https://openalex.org/W2105616993","https://openalex.org/W2120048388","https://openalex.org/W2121290396","https://openalex.org/W2126950153","https://openalex.org/W2127182874","https://openalex.org/W2129736362","https://openalex.org/W2140739091","https://openalex.org/W2167841124","https://openalex.org/W2168008340","https://openalex.org/W4255649577"],"related_works":["https://openalex.org/W4248183742","https://openalex.org/W2123455796","https://openalex.org/W1987487129","https://openalex.org/W2164654367","https://openalex.org/W2135858590","https://openalex.org/W2168019708","https://openalex.org/W2129468521","https://openalex.org/W2111491016","https://openalex.org/W2204102544","https://openalex.org/W4230325645"],"abstract_inverted_index":null,"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}