{"id":"https://openalex.org/W1593775747","doi":"https://doi.org/10.1007/978-3-540-85261-2_10","title":"Pillar: A Parallel Implementation Language","display_name":"Pillar: A Parallel Implementation Language","publication_year":2008,"publication_date":"2008-08-12","ids":{"openalex":"https://openalex.org/W1593775747","doi":"https://doi.org/10.1007/978-3-540-85261-2_10","mag":"1593775747"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-85261-2_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-85261-2_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103271482","display_name":"Todd A. Anderson","orcid":"https://orcid.org/0000-0002-5739-6320"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Todd Anderson","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071801109","display_name":"Neal Glew","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neal Glew","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101202200","display_name":"Peng Guo","orcid":"https://orcid.org/0009-0003-4610-1341"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Guo","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111709219","display_name":"Brian T. R. Lewis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian T. Lewis","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432026","display_name":"Wei Liu","orcid":"https://orcid.org/0009-0008-0901-7518"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Liu","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064226885","display_name":"Zhanglin Liu","orcid":"https://orcid.org/0000-0002-6716-9631"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhanglin Liu","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030026026","display_name":"Leaf Petersen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leaf Petersen","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009916822","display_name":"Mohan Rajagopalan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohan Rajagopalan","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020607519","display_name":"James M. Stichnoth","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James M. Stichnoth","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102810061","display_name":"Gansha Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gansha Wu","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100456011","display_name":"Dan Zhang","orcid":"https://orcid.org/0000-0002-0978-8960"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Zhang","raw_affiliation_strings":["Microprocessor Technology Lab, Intel Corporation, \u00a0","[Microprocessor Technology Lab, Intel Corporation]"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Lab, Intel Corporation, \u00a0","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microprocessor Technology Lab, Intel Corporation]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5103271482"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.6561,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.68421053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8616165518760681},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7151699662208557},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7011864185333252},{"id":"https://openalex.org/keywords/language-construct","display_name":"Language construct","score":0.5714998841285706},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5240728259086609},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.5050678849220276},{"id":"https://openalex.org/keywords/garbage-collection","display_name":"Garbage collection","score":0.49192118644714355},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.46152013540267944},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.44664862751960754},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.41632798314094543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.408838152885437},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3032284379005432},{"id":"https://openalex.org/keywords/garbage","display_name":"Garbage","score":0.1292589008808136}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8616165518760681},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7151699662208557},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7011864185333252},{"id":"https://openalex.org/C48859967","wikidata":"https://www.wikidata.org/wiki/Q6486712","display_name":"Language construct","level":2,"score":0.5714998841285706},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5240728259086609},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.5050678849220276},{"id":"https://openalex.org/C105122174","wikidata":"https://www.wikidata.org/wiki/Q322202","display_name":"Garbage collection","level":3,"score":0.49192118644714355},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.46152013540267944},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.44664862751960754},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.41632798314094543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.408838152885437},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3032284379005432},{"id":"https://openalex.org/C75403996","wikidata":"https://www.wikidata.org/wiki/Q5521979","display_name":"Garbage","level":2,"score":0.1292589008808136},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-540-85261-2_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-85261-2_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.86.2363","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.86.2363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://polaris.cs.uiuc.edu/lcpc07/accepted/42_Final_Paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W89731140","https://openalex.org/W1497385637","https://openalex.org/W1528708046","https://openalex.org/W1973162794","https://openalex.org/W1975579741","https://openalex.org/W1995853907","https://openalex.org/W1996291542","https://openalex.org/W2022949157","https://openalex.org/W2032401773","https://openalex.org/W2038670810","https://openalex.org/W2064723869","https://openalex.org/W2068042411","https://openalex.org/W2094222793","https://openalex.org/W2108860780","https://openalex.org/W2109065830","https://openalex.org/W2118497654","https://openalex.org/W2121465152","https://openalex.org/W2153185479","https://openalex.org/W2902152825","https://openalex.org/W3021594640","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2130223300","https://openalex.org/W2897403160","https://openalex.org/W1508532204","https://openalex.org/W2004650711","https://openalex.org/W1503912993","https://openalex.org/W2100042559","https://openalex.org/W2096511605","https://openalex.org/W2392912570","https://openalex.org/W2388671100","https://openalex.org/W1999067893"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}