{"id":"https://openalex.org/W1527711908","doi":"https://doi.org/10.1007/978-3-540-77560-7_2","title":"MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing","display_name":"MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing","publication_year":2008,"publication_date":"2008-01-17","ids":{"openalex":"https://openalex.org/W1527711908","doi":"https://doi.org/10.1007/978-3-540-77560-7_2","mag":"1527711908"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-77560-7_2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-77560-7_2","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084864805","display_name":"Kevin D. Kissell","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kevin D. Kissell","raw_affiliation_strings":["MIPS Technologies Inc., 39 chemin des Martelles, 06620, Le Bar sur Loup, France","MIPS Technologies Inc., Le Bar sur Loup, France#TAB#"],"affiliations":[{"raw_affiliation_string":"MIPS Technologies Inc., 39 chemin des Martelles, 06620, Le Bar sur Loup, France","institution_ids":[]},{"raw_affiliation_string":"MIPS Technologies Inc., Le Bar sur Loup, France#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5084864805"],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.6504,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.82457627,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.827358603477478},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.816387951374054},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6208752989768982},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.6195101737976074},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6130175590515137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5944845676422119},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5294739007949829},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49723556637763977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49447107315063477},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.37483763694763184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.337699294090271},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27127695083618164},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.21844574809074402},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11178478598594666}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.827358603477478},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.816387951374054},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6208752989768982},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6195101737976074},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6130175590515137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5944845676422119},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5294739007949829},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49723556637763977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49447107315063477},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.37483763694763184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.337699294090271},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27127695083618164},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.21844574809074402},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11178478598594666},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-77560-7_2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-77560-7_2","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W239283595","https://openalex.org/W1520460310","https://openalex.org/W1789713128","https://openalex.org/W2050952165","https://openalex.org/W2055058950","https://openalex.org/W2081040934","https://openalex.org/W2089345721","https://openalex.org/W2150966518","https://openalex.org/W2160454978","https://openalex.org/W2168715341","https://openalex.org/W2622728018"],"related_works":["https://openalex.org/W2118532220","https://openalex.org/W4240807263","https://openalex.org/W2913446311","https://openalex.org/W1532726325","https://openalex.org/W2354938433","https://openalex.org/W3142147837","https://openalex.org/W2115561485","https://openalex.org/W3205655393","https://openalex.org/W2133675875","https://openalex.org/W2108507737"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2012,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}