{"id":"https://openalex.org/W2134451579","doi":"https://doi.org/10.1007/978-3-540-75596-8_10","title":"Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces","display_name":"Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces","publication_year":2007,"publication_date":"2007-11-03","ids":{"openalex":"https://openalex.org/W2134451579","doi":"https://doi.org/10.1007/978-3-540-75596-8_10","mag":"2134451579"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-75596-8_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-75596-8_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024750161","display_name":"Scott Little","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Little","raw_affiliation_strings":["University of Utah, Salt Lake City, UT 84112, USA","University of Utah; Salt Lake City; UT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT 84112, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah; Salt Lake City; UT","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082821824","display_name":"David Walter","orcid":"https://orcid.org/0000-0001-8781-7176"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Walter","raw_affiliation_strings":["University of Utah, Salt Lake City, UT 84112, USA","University of Utah; Salt Lake City; UT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT 84112, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah; Salt Lake City; UT","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021736807","display_name":"Kevin R. Jones","orcid":"https://orcid.org/0000-0002-3802-7562"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Jones","raw_affiliation_strings":["University of Utah, Salt Lake City, UT 84112, USA","University of Utah; Salt Lake City; UT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT 84112, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah; Salt Lake City; UT","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111386695","display_name":"Chris J. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Myers","raw_affiliation_strings":["University of Utah, Salt Lake City, UT 84112, USA","University of Utah; Salt Lake City; UT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT 84112, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah; Salt Lake City; UT","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":5.1086,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.96587927,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"114","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7403298616409302},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6166747808456421},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6049952507019043},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6029041409492493},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5525231957435608},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.47353407740592957},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.44655105471611023},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.42655882239341736},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.41466087102890015},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4145858883857727},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4116588830947876},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4006538689136505},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33445870876312256},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32322633266448975},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22562551498413086},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2169826328754425},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10613447427749634},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10363048315048218}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7403298616409302},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6166747808456421},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6049952507019043},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6029041409492493},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5525231957435608},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.47353407740592957},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.44655105471611023},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.42655882239341736},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.41466087102890015},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4145858883857727},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4116588830947876},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4006538689136505},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33445870876312256},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32322633266448975},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22562551498413086},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2169826328754425},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10613447427749634},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10363048315048218},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-75596-8_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-75596-8_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W94695219","https://openalex.org/W1480537711","https://openalex.org/W1483606732","https://openalex.org/W1538215585","https://openalex.org/W1570732927","https://openalex.org/W1576278728","https://openalex.org/W1595871524","https://openalex.org/W1599033249","https://openalex.org/W1676597814","https://openalex.org/W1995691455","https://openalex.org/W2104439088","https://openalex.org/W2120953717","https://openalex.org/W2144785157","https://openalex.org/W2147115528","https://openalex.org/W2155660165","https://openalex.org/W2157658705","https://openalex.org/W2168621995","https://openalex.org/W2338031113","https://openalex.org/W2561675875","https://openalex.org/W3148137902"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2035244079","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W2392047570","https://openalex.org/W2059150015","https://openalex.org/W2350806125","https://openalex.org/W4205924073","https://openalex.org/W2391022620","https://openalex.org/W2162314935"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}