{"id":"https://openalex.org/W2128881050","doi":"https://doi.org/10.1007/978-3-540-74767-3_41","title":"Register File Management and Compiler Optimization on EDSMT","display_name":"Register File Management and Compiler Optimization on EDSMT","publication_year":2007,"publication_date":"2007-08-17","ids":{"openalex":"https://openalex.org/W2128881050","doi":"https://doi.org/10.1007/978-3-540-74767-3_41","mag":"2128881050"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-74767-3_41","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-74767-3_41","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070974034","display_name":"Qingying Deng","orcid":"https://orcid.org/0000-0003-3931-435X"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingying Deng","raw_affiliation_strings":["PDL, College Of Computer, National University Of Defense, Technology, Changsha 410073, Hunan, P.R. China","PDL, College Of Computer, National University Of Defense, Technology, Changsha, Hunan, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDL, College Of Computer, National University Of Defense, Technology, Changsha 410073, Hunan, P.R. China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"PDL, College Of Computer, National University Of Defense, Technology, Changsha, Hunan, P.R. China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110908049","display_name":"Minxuan Zhang","orcid":"https://orcid.org/0009-0001-1340-6638"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minxuan Zhang","raw_affiliation_strings":["PDL, College Of Computer, National University Of Defense, Technology, Changsha 410073, Hunan, P.R. China","PDL, College Of Computer, National University Of Defense, Technology, Changsha, Hunan, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDL, College Of Computer, National University Of Defense, Technology, Changsha 410073, Hunan, P.R. China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"PDL, College Of Computer, National University Of Defense, Technology, Changsha, Hunan, P.R. China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100722507","display_name":"Jiang Jiang","orcid":"https://orcid.org/0000-0003-2483-2947"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiang Jiang","raw_affiliation_strings":["PDL, College Of Computer, National University Of Defense, Technology, Changsha 410073, Hunan, P.R. China","PDL, College Of Computer, National University Of Defense, Technology, Changsha, Hunan, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDL, College Of Computer, National University Of Defense, Technology, Changsha 410073, Hunan, P.R. China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"PDL, College Of Computer, National University Of Defense, Technology, Changsha, Hunan, P.R. China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"394","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9133066534996033},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8124365210533142},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8081364631652832},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6743908524513245},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6707462072372437},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6540389657020569},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6314504742622375},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.598897397518158},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.5273186564445496},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.4701782763004303},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.45585617423057556},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.4519977569580078},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4512284994125366},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4348057806491852},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4289702773094177},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40919312834739685},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3876131474971771},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.37716737389564514},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37290945649147034},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.10866713523864746},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.0718885064125061}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9133066534996033},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8124365210533142},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8081364631652832},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6743908524513245},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6707462072372437},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6540389657020569},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6314504742622375},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.598897397518158},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.5273186564445496},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.4701782763004303},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.45585617423057556},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.4519977569580078},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4512284994125366},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4348057806491852},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4289702773094177},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40919312834739685},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3876131474971771},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.37716737389564514},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37290945649147034},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.10866713523864746},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0718885064125061},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-74767-3_41","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-74767-3_41","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1987215594","https://openalex.org/W2085705957","https://openalex.org/W2103224933","https://openalex.org/W2105834362","https://openalex.org/W2118880662","https://openalex.org/W2120230074","https://openalex.org/W2164228393","https://openalex.org/W2167683540","https://openalex.org/W2170653240","https://openalex.org/W2368107762","https://openalex.org/W2913446311","https://openalex.org/W4237192618","https://openalex.org/W4245971498"],"related_works":["https://openalex.org/W1596795436","https://openalex.org/W2074352684","https://openalex.org/W73186275","https://openalex.org/W4231369653","https://openalex.org/W2168354894","https://openalex.org/W18945967","https://openalex.org/W2054996834","https://openalex.org/W182448324","https://openalex.org/W4245563104","https://openalex.org/W2099206054"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}