{"id":"https://openalex.org/W2147905057","doi":"https://doi.org/10.1007/978-3-540-73625-7_29","title":"Parallel Memory Architecture for TTA Processor","display_name":"Parallel Memory Architecture for TTA Processor","publication_year":2007,"publication_date":"2007-08-29","ids":{"openalex":"https://openalex.org/W2147905057","doi":"https://doi.org/10.1007/978-3-540-73625-7_29","mag":"2147905057"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-73625-7_29","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-73625-7_29","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103567569","display_name":"Jarno K. Tanskanen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarno K. Tanskanen","raw_affiliation_strings":["Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089384208","display_name":"Teemu Pitk\u00e4nen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Teemu Pitk\u00e4nen","raw_affiliation_strings":["Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109057023","display_name":"R. M\u00e4kinen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Risto M\u00e4kinen","raw_affiliation_strings":["Plenware Oy, P.O. Box 13, FIN-33201 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Plenware Oy, P.O. Box 13, FIN-33201 Tampere, Finland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo Takala","raw_affiliation_strings":["Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4987,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70535714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7178748846054077},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.592200517654419},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5440347790718079},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5201416611671448},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5094719529151917},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.501556396484375},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.49866151809692383},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46010980010032654},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4378061294555664},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4371621310710907},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4302116334438324},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.42934268712997437},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4213237166404724},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4086360037326813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40339839458465576},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3644148111343384},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.34411704540252686},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3310680091381073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16757714748382568},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08105173707008362}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7178748846054077},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.592200517654419},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5440347790718079},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5201416611671448},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5094719529151917},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.501556396484375},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49866151809692383},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46010980010032654},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4378061294555664},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4371621310710907},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4302116334438324},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.42934268712997437},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4213237166404724},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4086360037326813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40339839458465576},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3644148111343384},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.34411704540252686},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3310680091381073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16757714748382568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08105173707008362},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-540-73625-7_29","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-73625-7_29","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.563.1008","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.563.1008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://tce.cs.tut.fi/papers/parallel_memory.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W51599380","https://openalex.org/W1494658332","https://openalex.org/W1553795293","https://openalex.org/W1586499903","https://openalex.org/W1589265174","https://openalex.org/W1628872871","https://openalex.org/W1970099097","https://openalex.org/W2015391109","https://openalex.org/W2034628162","https://openalex.org/W2063130866","https://openalex.org/W2070211153","https://openalex.org/W2080342569","https://openalex.org/W2101735776","https://openalex.org/W2105747996","https://openalex.org/W2126089060","https://openalex.org/W2128075647","https://openalex.org/W2128295800","https://openalex.org/W2132258839","https://openalex.org/W2147520174","https://openalex.org/W2157530230","https://openalex.org/W4249652320","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W2612506697","https://openalex.org/W2143690511","https://openalex.org/W2096506606","https://openalex.org/W4321458411","https://openalex.org/W2168550483","https://openalex.org/W1975698617","https://openalex.org/W2325912822"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}