{"id":"https://openalex.org/W1573807170","doi":"https://doi.org/10.1007/978-3-540-73625-7_15","title":"Strategies for Compiling \u03bcTC to Novel Chip Multiprocessors","display_name":"Strategies for Compiling \u03bcTC to Novel Chip Multiprocessors","publication_year":2007,"publication_date":"2007-08-29","ids":{"openalex":"https://openalex.org/W1573807170","doi":"https://doi.org/10.1007/978-3-540-73625-7_15","mag":"1573807170"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-73625-7_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-73625-7_15","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108507212","display_name":"Thomas A. M. Bernard","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Thomas A. M. Bernard","raw_affiliation_strings":["Computer Systems Architecture group, Informatics Institute, University of Amsterdam, The Netherlands","Informatics Institute University of Amsterdam, the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Architecture group, Informatics Institute, University of Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"Informatics Institute University of Amsterdam, the Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077847640","display_name":"Chris Jesshope","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Chris R. Jesshope","raw_affiliation_strings":["Computer Systems Architecture group, Informatics Institute, University of Amsterdam, The Netherlands","Informatics Institute University of Amsterdam, the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Architecture group, Informatics Institute, University of Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"Informatics Institute University of Amsterdam, the Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113693122","display_name":"P.M.W. Knijnenburg","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Peter M. W. Knijnenburg","raw_affiliation_strings":["Computer Systems Architecture group, Informatics Institute, University of Amsterdam, The Netherlands","Informatics Institute University of Amsterdam, the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Architecture group, Informatics Institute, University of Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"Informatics Institute University of Amsterdam, the Netherlands","institution_ids":["https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.4935,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.88541667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8767319917678833},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7646682262420654},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.760479211807251},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.7478591203689575},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.6959050893783569},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5809014439582825},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5689426064491272},{"id":"https://openalex.org/keywords/multiversion-concurrency-control","display_name":"Multiversion concurrency control","score":0.5405423045158386},{"id":"https://openalex.org/keywords/concurrency-control","display_name":"Concurrency control","score":0.46577000617980957},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4389352798461914},{"id":"https://openalex.org/keywords/non-lock-concurrency-control","display_name":"Non-lock concurrency control","score":0.43707460165023804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34900689125061035},{"id":"https://openalex.org/keywords/distributed-concurrency-control","display_name":"Distributed concurrency control","score":0.20505094528198242},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1895810067653656}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8767319917678833},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7646682262420654},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.760479211807251},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.7478591203689575},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.6959050893783569},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5809014439582825},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5689426064491272},{"id":"https://openalex.org/C108744092","wikidata":"https://www.wikidata.org/wiki/Q93695","display_name":"Multiversion concurrency control","level":5,"score":0.5405423045158386},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.46577000617980957},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4389352798461914},{"id":"https://openalex.org/C61912525","wikidata":"https://www.wikidata.org/wiki/Q7048952","display_name":"Non-lock concurrency control","level":5,"score":0.43707460165023804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34900689125061035},{"id":"https://openalex.org/C208087996","wikidata":"https://www.wikidata.org/wiki/Q5283142","display_name":"Distributed concurrency control","level":4,"score":0.20505094528198242},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1895810067653656},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-3-540-73625-7_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-73625-7_15","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/6d119dcf-90ee-493c-95d7-2e699888ecb3","is_oa":false,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/strategies-for-compiling-tc-to-novel-chip-multiprocessors(6d119dcf-90ee-493c-95d7-2e699888ecb3).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Bernard, T A M, Jesshope, C R & Knijnenburg, P M W 2007, Strategies for compiling \u03bcTC to novel chip multiprocessors. in S Vassiliadis, M Berekovi\u0107 & T D H\u00e4m\u00e4l\u00e4inen (eds), Embedded Computer Systems: Architectures, Modeling, and Simulation : 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings. Lecture Notes in Computer Science, vol. 4599, Berlin, pp. 127-138, International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS 2007), 1/01/07. https://doi.org/10.1007/978-3-540-73625-7_15","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:uvapub:oai:dare.uva.nl:publications/6d119dcf-90ee-493c-95d7-2e699888ecb3","is_oa":false,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/strategies-for-compiling-tc-to-novel-chip-multiprocessors(6d119dcf-90ee-493c-95d7-2e699888ecb3).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Embedded Computer Systems: Architectures, Modeling, and Simulation: 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings, 127 - 138","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W182750848","https://openalex.org/W1491178396","https://openalex.org/W1832931685","https://openalex.org/W2101431901","https://openalex.org/W2138030026","https://openalex.org/W2142501475","https://openalex.org/W2158094629"],"related_works":["https://openalex.org/W2907808821","https://openalex.org/W2083731697","https://openalex.org/W2088566435","https://openalex.org/W1489494763","https://openalex.org/W2391003895","https://openalex.org/W1560197370","https://openalex.org/W2065469956","https://openalex.org/W2400476902","https://openalex.org/W2361891341","https://openalex.org/W2046858187"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}