{"id":"https://openalex.org/W2104771505","doi":"https://doi.org/10.1007/978-3-540-69338-3_15","title":"Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms","display_name":"Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2104771505","doi":"https://doi.org/10.1007/978-3-540-69338-3_15","mag":"2104771505"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-69338-3_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-69338-3_15","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079645522","display_name":"Klaas L. Hofstra","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Klaas L. Hofstra","raw_affiliation_strings":["Department of Electrical Engineering, Signals and Systems Group, University of Twente, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Signals and Systems Group, University of Twente, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033115361","display_name":"Sabih H. Gerez","orcid":"https://orcid.org/0000-0003-4576-121X"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sabih H. Gerez","raw_affiliation_strings":["Department of Electrical Engineering, Signals and Systems Group, University of Twente, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Signals and Systems Group, University of Twente, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079645522"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12543029,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9140163660049438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8660356998443604},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.857473611831665},{"id":"https://openalex.org/keywords/rotation-formalisms-in-three-dimensions","display_name":"Rotation formalisms in three dimensions","score":0.831748902797699},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6319339275360107},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5611826181411743},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.48594629764556885},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.46889013051986694},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4632275104522705},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42775386571884155},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.409141480922699},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37423175573349},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35307174921035767},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.349414587020874},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25753724575042725},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24563896656036377},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1776764690876007}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9140163660049438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8660356998443604},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.857473611831665},{"id":"https://openalex.org/C171018156","wikidata":"https://www.wikidata.org/wiki/Q7370306","display_name":"Rotation formalisms in three dimensions","level":2,"score":0.831748902797699},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6319339275360107},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5611826181411743},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.48594629764556885},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.46889013051986694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4632275104522705},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42775386571884155},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.409141480922699},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37423175573349},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35307174921035767},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.349414587020874},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25753724575042725},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24563896656036377},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1776764690876007},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1007/978-3-540-69338-3_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-69338-3_15","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/ee853779-34d2-43f9-a4fd-7fa83685911e","is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/ee853779-34d2-43f9-a4fd-7fa83685911e","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Hofstra, K L & Gerez, S H 2007, Arx: a toolset for the efficient simulation and direct synthesis of high-performance signal processing algorithms. in Second International Conference HiPEAC 2007., 10.1007/978-3-540-69338-3_15, Lecture Notes in Computer Science, vol. 4367/2007, Springer, Berlin, pp. 215-226. https://doi.org/10.1007/978-3-540-69338-3_15","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.157.9356","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.9356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.sas.el.utwente.nl/home/gerez/cgi-bin/sabih/hipeac07.pdf?sendfile=hipeac07.pdf","raw_type":"text"},{"id":"pmh:oai:ris.utwente.nl:publications/ee853779-34d2-43f9-a4fd-7fa83685911e","is_oa":false,"landing_page_url":"http://eprints.eemcs.utwente.nl/secure2/11884/01/hipeac07.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1481625184","https://openalex.org/W1509229256","https://openalex.org/W1540501679","https://openalex.org/W1542768242","https://openalex.org/W1586502670","https://openalex.org/W1596719197","https://openalex.org/W1606436844","https://openalex.org/W1995969393","https://openalex.org/W2103405632","https://openalex.org/W2110859304","https://openalex.org/W2120431055","https://openalex.org/W2127009070","https://openalex.org/W2127335869","https://openalex.org/W2148740615","https://openalex.org/W2179825846","https://openalex.org/W4246303471","https://openalex.org/W4252583823"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2035296141","https://openalex.org/W4247397443","https://openalex.org/W2097236935","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2916312349","https://openalex.org/W2895905110","https://openalex.org/W2077870657","https://openalex.org/W4318256778"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}