{"id":"https://openalex.org/W1497467036","doi":"https://doi.org/10.1007/978-3-540-69303-1_7","title":"CMP Cache Architecture and the OpenMP Performance","display_name":"CMP Cache Architecture and the OpenMP Performance","publication_year":2008,"publication_date":"2008-08-12","ids":{"openalex":"https://openalex.org/W1497467036","doi":"https://doi.org/10.1007/978-3-540-69303-1_7","mag":"1497467036"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-69303-1_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-69303-1_7","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000963620","display_name":"Jie Tao","orcid":"https://orcid.org/0000-0002-8958-561X"},"institutions":[{"id":"https://openalex.org/I194450716","display_name":"Jilin University","ror":"https://ror.org/00js3aw79","country_code":"CN","type":"education","lineage":["https://openalex.org/I194450716"]},{"id":"https://openalex.org/I143379178","display_name":"FZI Research Center for Information Technology","ror":"https://ror.org/04kdh6x72","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I143379178"]}],"countries":["CN","DE"],"is_corresponding":true,"raw_author_name":"Jie Tao","raw_affiliation_strings":["Department of Computer Science and Technology, Jilin University, P.R. China","Institut f\u00fcr wissenschaftliches Rechnen, Forschungszentrum Karlsruhe GmbH, Karlsruhe, \u00a0","Institut f\u00fcr wissenschaftliches Rechnen, Forschungszentrum Karlsruhe GmbH, Karlsruhe,"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Jilin University, P.R. China","institution_ids":["https://openalex.org/I194450716"]},{"raw_affiliation_string":"Institut f\u00fcr wissenschaftliches Rechnen, Forschungszentrum Karlsruhe GmbH, Karlsruhe, \u00a0","institution_ids":["https://openalex.org/I143379178"]},{"raw_affiliation_string":"Institut f\u00fcr wissenschaftliches Rechnen, Forschungszentrum Karlsruhe GmbH, Karlsruhe,","institution_ids":["https://openalex.org/I143379178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021791299","display_name":"Kim D. Ho\u00e0ng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kim D. Ho\u00e0ng","raw_affiliation_strings":["Institut f\u00fcr Technische Informatik, Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Technische Informatik, Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113493178","display_name":"Wolfgang Karl","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wolfgang Karl","raw_affiliation_strings":["Institut f\u00fcr Technische Informatik, Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Technische Informatik, Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000963620"],"corresponding_institution_ids":["https://openalex.org/I143379178","https://openalex.org/I194450716"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.9902,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72966102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8976220488548279},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6645666360855103},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6423925757408142},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6282971501350403},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5836986303329468},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.580394983291626},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5177180171012878},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5000927448272705},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.44634389877319336},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4302520751953125},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.42164182662963867},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41761332750320435},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3788634240627289},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3126269578933716},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.294173002243042},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.27844032645225525}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8976220488548279},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6645666360855103},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6423925757408142},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6282971501350403},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5836986303329468},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.580394983291626},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5177180171012878},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5000927448272705},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.44634389877319336},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4302520751953125},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.42164182662963867},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41761332750320435},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3788634240627289},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3126269578933716},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.294173002243042},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.27844032645225525},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-69303-1_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-69303-1_7","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W200488097","https://openalex.org/W1510263988","https://openalex.org/W1514171102","https://openalex.org/W1549217911","https://openalex.org/W1556859836","https://openalex.org/W1779971361","https://openalex.org/W1888316275","https://openalex.org/W2007651027","https://openalex.org/W2076078958","https://openalex.org/W2100925799","https://openalex.org/W2104225326","https://openalex.org/W2110723369","https://openalex.org/W2112121929","https://openalex.org/W2132536544","https://openalex.org/W2139859676","https://openalex.org/W2161009414","https://openalex.org/W2164921333","https://openalex.org/W2165630791","https://openalex.org/W2533987088","https://openalex.org/W2545380179","https://openalex.org/W3145135885","https://openalex.org/W4211194490","https://openalex.org/W4235185265","https://openalex.org/W6631615826","https://openalex.org/W6633147234"],"related_works":["https://openalex.org/W2105141138","https://openalex.org/W1495085183","https://openalex.org/W1797968800","https://openalex.org/W2407815036","https://openalex.org/W2500568371","https://openalex.org/W3216777841","https://openalex.org/W2145592252","https://openalex.org/W2764760984","https://openalex.org/W4291186713","https://openalex.org/W1965261831"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}