{"id":"https://openalex.org/W1588202836","doi":"https://doi.org/10.1007/978-3-540-48302-1_54","title":"An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis","display_name":"An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W1588202836","doi":"https://doi.org/10.1007/978-3-540-48302-1_54","mag":"1588202836"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-48302-1_54","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-48302-1_54","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026816242","display_name":"M.D. Vald\u00e9s","orcid":"https://orcid.org/0000-0001-6900-2790"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Mar\u00eda D. Vald\u00e9s","raw_affiliation_strings":["Instituto de Electr\u00f3nica Aplicada, Department of Electronic Technology, University of Vigo, Apartado Oficial de Correos, 36200, Vigo, Spain","University of Vigo, Apartado Oficial de Correos"],"affiliations":[{"raw_affiliation_string":"Instituto de Electr\u00f3nica Aplicada, Department of Electronic Technology, University of Vigo, Apartado Oficial de Correos, 36200, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]},{"raw_affiliation_string":"University of Vigo, Apartado Oficial de Correos","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025768621","display_name":"M.J. Moure","orcid":"https://orcid.org/0000-0003-1954-9696"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mar\u00eda J. Moure","raw_affiliation_strings":["Instituto de Electr\u00f3nica Aplicada, Department of Electronic Technology, University of Vigo, Apartado Oficial de Correos, 36200, Vigo, Spain","University of Vigo, Apartado Oficial de Correos"],"affiliations":[{"raw_affiliation_string":"Instituto de Electr\u00f3nica Aplicada, Department of Electronic Technology, University of Vigo, Apartado Oficial de Correos, 36200, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]},{"raw_affiliation_string":"University of Vigo, Apartado Oficial de Correos","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039960952","display_name":"Enrique Mandado","orcid":null},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Enrique Mandado","raw_affiliation_strings":["Instituto de Electr\u00f3nica Aplicada, Department of Electronic Technology, University of Vigo, Apartado Oficial de Correos, 36200, Vigo, Spain","University of Vigo, Apartado Oficial de Correos"],"affiliations":[{"raw_affiliation_string":"Instituto de Electr\u00f3nica Aplicada, Department of Electronic Technology, University of Vigo, Apartado Oficial de Correos, 36200, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]},{"raw_affiliation_string":"University of Vigo, Apartado Oficial de Correos","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052689997","display_name":"Angel Salaverr\u00eda","orcid":null},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Angel Salaverr\u00eda","raw_affiliation_strings":["Instituto de Electr\u00f3nica Aplicada, University of the Basque Country Avda, Felipe IV, 1B, 20011, San Sebastian, Spain","University of the Basque Country Avda, Felipe IV, 1B"],"affiliations":[{"raw_affiliation_string":"Instituto de Electr\u00f3nica Aplicada, University of the Basque Country Avda, Felipe IV, 1B, 20011, San Sebastian, Spain","institution_ids":["https://openalex.org/I169108374"]},{"raw_affiliation_string":"University of the Basque Country Avda, Felipe IV, 1B","institution_ids":["https://openalex.org/I169108374"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026816242"],"corresponding_institution_ids":["https://openalex.org/I6289922"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20329025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"462","last_page":"468"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8443013429641724},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8249219059944153},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7678273916244507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7019527554512024},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6700925827026367},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.564373254776001},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5486647486686707},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5101473927497864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4686274826526642},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4461647868156433},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.44148582220077515},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.42949339747428894},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3104150593280792}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8443013429641724},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8249219059944153},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7678273916244507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7019527554512024},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6700925827026367},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.564373254776001},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5486647486686707},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5101473927497864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4686274826526642},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4461647868156433},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.44148582220077515},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.42949339747428894},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3104150593280792},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-48302-1_54","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-48302-1_54","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1505570329","https://openalex.org/W1603444000"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2386041993","https://openalex.org/W2113308450","https://openalex.org/W1608572506"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}