{"id":"https://openalex.org/W1576756479","doi":"https://doi.org/10.1007/978-3-540-48302-1_39","title":"Pipelined Floating Point Arithmetic Optimised for FPGA Architectures","display_name":"Pipelined Floating Point Arithmetic Optimised for FPGA Architectures","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W1576756479","doi":"https://doi.org/10.1007/978-3-540-48302-1_39","mag":"1576756479"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-48302-1_39","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-48302-1_39","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036388687","display_name":"Iakovos Stamoulis","orcid":"https://orcid.org/0009-0004-4624-6089"},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Iakovos Stamoulis","raw_affiliation_strings":["Centre for VLSI and Computer Graphics, University of Sussex, Falmer, Brighton, BN1 9QT, England, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for VLSI and Computer Graphics, University of Sussex, Falmer, Brighton, BN1 9QT, England, UK","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052669359","display_name":"Martin White","orcid":"https://orcid.org/0000-0001-8686-2274"},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin White","raw_affiliation_strings":["Centre for VLSI and Computer Graphics, University of Sussex, Falmer, Brighton, BN1 9QT, England, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for VLSI and Computer Graphics, University of Sussex, Falmer, Brighton, BN1 9QT, England, UK","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090688904","display_name":"Paul Lister","orcid":null},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Paul F. Lister","raw_affiliation_strings":["Centre for VLSI and Computer Graphics, University of Sussex, Falmer, Brighton, BN1 9QT, England, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for VLSI and Computer Graphics, University of Sussex, Falmer, Brighton, BN1 9QT, England, UK","institution_ids":["https://openalex.org/I162608824"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162608824"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.8719,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73914775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"365","last_page":"370"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8374408483505249},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7318109273910522},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6737914085388184},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.657712996006012},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6087903380393982},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.5231344103813171},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.5174410939216614},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.47102269530296326},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4629358649253845},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4529387950897217},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4489162564277649},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.4374486804008484},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41934582591056824},{"id":"https://openalex.org/keywords/arbitrary-precision-arithmetic","display_name":"Arbitrary-precision arithmetic","score":0.41624945402145386},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.4131113290786743},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3929365873336792},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1882113516330719},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08236676454544067}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8374408483505249},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7318109273910522},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6737914085388184},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.657712996006012},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6087903380393982},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.5231344103813171},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.5174410939216614},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.47102269530296326},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4629358649253845},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4529387950897217},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4489162564277649},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.4374486804008484},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41934582591056824},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.41624945402145386},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.4131113290786743},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3929365873336792},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1882113516330719},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08236676454544067},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-48302-1_39","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-48302-1_39","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W2036085017","https://openalex.org/W2120978237","https://openalex.org/W2161439686"],"related_works":["https://openalex.org/W2116803521","https://openalex.org/W2363539709","https://openalex.org/W2797902698","https://openalex.org/W3215589575","https://openalex.org/W2551094850","https://openalex.org/W2888097634","https://openalex.org/W2185787149","https://openalex.org/W4243574357","https://openalex.org/W1996200942","https://openalex.org/W2295685520"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}