{"id":"https://openalex.org/W1549733891","doi":"https://doi.org/10.1007/978-3-540-48302-1_10","title":"Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies","display_name":"Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W1549733891","doi":"https://doi.org/10.1007/978-3-540-48302-1_10","mag":"1549733891"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-48302-1_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-48302-1_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061173638","display_name":"J. De Vicente","orcid":"https://orcid.org/0000-0001-8318-6813"},"institutions":[{"id":"https://openalex.org/I4210093587","display_name":"T\u00e9cnicas y Servicios de Ingenier\u00eda (Spain)","ror":"https://ror.org/00gwcs664","country_code":"ES","type":"company","lineage":["https://openalex.org/I4210093587"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Juan de Vicente","raw_affiliation_strings":["E.T.S.I.A.N., Arturo Soria, 287, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"E.T.S.I.A.N., Arturo Soria, 287, Madrid, Spain","institution_ids":["https://openalex.org/I4210093587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109358307","display_name":"Juan Lanchares","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Lanchares","raw_affiliation_strings":["Dpto. Arquitectura de Computadores y Autom\u00e1tica, Facultad de Ciencias F\u00edsicas, Universidad Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Arquitectura de Computadores y Autom\u00e1tica, Facultad de Ciencias F\u00edsicas, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011649907","display_name":"R. Hermida","orcid":"https://orcid.org/0000-0002-8022-6098"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rom\u00e1n Hermida","raw_affiliation_strings":["Dpto. Arquitectura de Computadores y Autom\u00e1tica, Facultad de Ciencias F\u00edsicas, Universidad Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Arquitectura de Computadores y Autom\u00e1tica, Facultad de Ciencias F\u00edsicas, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061173638"],"corresponding_institution_ids":["https://openalex.org/I4210093587"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.9718,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.84926316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.779926598072052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7739583253860474},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6674425601959229},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6624937057495117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6604100465774536},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6403547525405884},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6056587100028992},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5052157044410706},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.48755067586898804},{"id":"https://openalex.org/keywords/mesh-networking","display_name":"Mesh networking","score":0.4777366518974304},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4464185833930969},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4410814046859741},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4190678894519806},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3608807325363159},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2971380352973938},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17764794826507568},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17134642601013184},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.14647206664085388},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12663447856903076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09125998616218567},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07117822766304016}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.779926598072052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7739583253860474},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6674425601959229},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6624937057495117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6604100465774536},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6403547525405884},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6056587100028992},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5052157044410706},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.48755067586898804},{"id":"https://openalex.org/C123691950","wikidata":"https://www.wikidata.org/wiki/Q25552104","display_name":"Mesh networking","level":3,"score":0.4777366518974304},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4464185833930969},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4410814046859741},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4190678894519806},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3608807325363159},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2971380352973938},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17764794826507568},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17134642601013184},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.14647206664085388},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12663447856903076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09125998616218567},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07117822766304016},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-48302-1_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-48302-1_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W80624900","https://openalex.org/W1506404251","https://openalex.org/W1991242132","https://openalex.org/W2012012429","https://openalex.org/W2024060531","https://openalex.org/W2033885342","https://openalex.org/W2068041061","https://openalex.org/W2113005678","https://openalex.org/W2115150830","https://openalex.org/W2118135829","https://openalex.org/W2120985183","https://openalex.org/W2136822367","https://openalex.org/W2139637699","https://openalex.org/W2145339442","https://openalex.org/W2148658001","https://openalex.org/W2153580689","https://openalex.org/W2163630509","https://openalex.org/W2168114038","https://openalex.org/W2292447146","https://openalex.org/W2764768456","https://openalex.org/W4213180405","https://openalex.org/W4243305727"],"related_works":["https://openalex.org/W1993031235","https://openalex.org/W2471703348","https://openalex.org/W2096219587","https://openalex.org/W2123621339","https://openalex.org/W1968931833","https://openalex.org/W2122425352","https://openalex.org/W108855261","https://openalex.org/W2098132017","https://openalex.org/W2031837447","https://openalex.org/W2777275369"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}