{"id":"https://openalex.org/W117362623","doi":"https://doi.org/10.1007/978-3-540-45234-8_95","title":"FPGAs for High Accuracy Clock Synchronization over Ethernet Networks","display_name":"FPGAs for High Accuracy Clock Synchronization over Ethernet Networks","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W117362623","doi":"https://doi.org/10.1007/978-3-540-45234-8_95","mag":"117362623"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-45234-8_95","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-45234-8_95","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059078162","display_name":"Roland H\u00f6ller","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Roland H\u00f6ller","raw_affiliation_strings":["Institute of Computer Technology, ASIC Design, Vienna University of Technology, Viktor-Kaplan Stra\u00dfe 2, 2700, Wiener Neustadt, Austria","Vienna University of Technology"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, ASIC Design, Vienna University of Technology, Viktor-Kaplan Stra\u00dfe 2, 2700, Wiener Neustadt, Austria","institution_ids":[]},{"raw_affiliation_string":"Vienna University of Technology","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5059078162"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.3041,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5909004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"960","last_page":"963"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronous-ethernet","display_name":"Synchronous Ethernet","score":0.799031138420105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7872790098190308},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.7196511030197144},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.7081477046012878},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5997647047042847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5637978315353394},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5587554574012756},{"id":"https://openalex.org/keywords/network-interface-controller","display_name":"Network interface controller","score":0.513419508934021},{"id":"https://openalex.org/keywords/network-switch","display_name":"Network switch","score":0.4800347089767456},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.47506803274154663},{"id":"https://openalex.org/keywords/ethernet-flow-control","display_name":"Ethernet flow control","score":0.46652135252952576},{"id":"https://openalex.org/keywords/ata-over-ethernet","display_name":"ATA over Ethernet","score":0.45436057448387146},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4452190399169922},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3206877112388611},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3198589086532593},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09169918298721313}],"concepts":[{"id":"https://openalex.org/C205215620","wikidata":"https://www.wikidata.org/wiki/Q7662206","display_name":"Synchronous Ethernet","level":3,"score":0.799031138420105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7872790098190308},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.7196511030197144},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.7081477046012878},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5997647047042847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5637978315353394},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5587554574012756},{"id":"https://openalex.org/C171659815","wikidata":"https://www.wikidata.org/wiki/Q165233","display_name":"Network interface controller","level":2,"score":0.513419508934021},{"id":"https://openalex.org/C119404949","wikidata":"https://www.wikidata.org/wiki/Q4503","display_name":"Network switch","level":2,"score":0.4800347089767456},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.47506803274154663},{"id":"https://openalex.org/C68178114","wikidata":"https://www.wikidata.org/wiki/Q5403359","display_name":"Ethernet flow control","level":3,"score":0.46652135252952576},{"id":"https://openalex.org/C60665866","wikidata":"https://www.wikidata.org/wiki/Q298746","display_name":"ATA over Ethernet","level":4,"score":0.45436057448387146},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4452190399169922},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3206877112388611},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3198589086532593},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09169918298721313},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-45234-8_95","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-45234-8_95","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W598632131","https://openalex.org/W1487321540","https://openalex.org/W1493566363","https://openalex.org/W1519702585","https://openalex.org/W1535517582","https://openalex.org/W2229615128","https://openalex.org/W2290908167","https://openalex.org/W2746505796","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2356861538","https://openalex.org/W2374961725","https://openalex.org/W2388389398","https://openalex.org/W2360310458","https://openalex.org/W2370723335","https://openalex.org/W2469432355","https://openalex.org/W2735426117","https://openalex.org/W1531471580","https://openalex.org/W2383652527","https://openalex.org/W2389482485"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}