{"id":"https://openalex.org/W1526119169","doi":"https://doi.org/10.1007/978-3-540-45234-8_103","title":"FPGA Implementation of a Maze Routing Accelerator","display_name":"FPGA Implementation of a Maze Routing Accelerator","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1526119169","doi":"https://doi.org/10.1007/978-3-540-45234-8_103","mag":"1526119169"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-45234-8_103","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-45234-8_103","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089221356","display_name":"John A. Nestor","orcid":null},"institutions":[{"id":"https://openalex.org/I184759092","display_name":"Lafayette College","ror":"https://ror.org/036n0x007","country_code":"US","type":"education","lineage":["https://openalex.org/I184759092"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"John A. Nestor","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Lafayette College, Easton, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Lafayette College, Easton, USA","institution_ids":["https://openalex.org/I184759092"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5089221356"],"corresponding_institution_ids":["https://openalex.org/I184759092"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.8842,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81873836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"992","last_page":"995"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8564953804016113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7722474336624146},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7611054182052612},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6809256076812744},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5875703692436218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5030094981193542},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38100677728652954},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33477121591567993},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2120305597782135},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.095142662525177},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.047369927167892456}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8564953804016113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7722474336624146},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7611054182052612},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6809256076812744},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5875703692436218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5030094981193542},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38100677728652954},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33477121591567993},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2120305597782135},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.095142662525177},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.047369927167892456}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-45234-8_103","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-45234-8_103","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1981023557","https://openalex.org/W2071517222","https://openalex.org/W2113212295","https://openalex.org/W2132121437","https://openalex.org/W2153580689","https://openalex.org/W2158962141"],"related_works":["https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2127180614","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W2184011203","https://openalex.org/W4249446840","https://openalex.org/W2097998432"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}