{"id":"https://openalex.org/W2152324051","doi":"https://doi.org/10.1007/978-3-540-45213-3_26","title":"Graph Coloring vs. Optimal Register Allocation for Optimizing Compilers","display_name":"Graph Coloring vs. Optimal Register Allocation for Optimizing Compilers","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2152324051","doi":"https://doi.org/10.1007/978-3-540-45213-3_26","mag":"2152324051"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-45213-3_26","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-45213-3_26","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060109503","display_name":"U. Hirnschrott","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Ulrich Hirnschrott","raw_affiliation_strings":["Institut f\u00fcr Computersprachen, Technische Universit\u00e4t Wien, Argentinierstra\u00dfe 8, A-1040, Wien, Austria"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Computersprachen, Technische Universit\u00e4t Wien, Argentinierstra\u00dfe 8, A-1040, Wien, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011211047","display_name":"Andreas Krall","orcid":"https://orcid.org/0009-0002-7668-6259"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Krall","raw_affiliation_strings":["Institut f\u00fcr Computersprachen, Technische Universit\u00e4t Wien, Argentinierstra\u00dfe 8, A-1040, Wien, Austria"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Computersprachen, Technische Universit\u00e4t Wien, Argentinierstra\u00dfe 8, A-1040, Wien, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084068260","display_name":"Bernhard Scholz","orcid":"https://orcid.org/0000-0002-7672-7359"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Bernhard Scholz","raw_affiliation_strings":["Institut f\u00fcr Computersprachen, Technische Universit\u00e4t Wien, Argentinierstra\u00dfe 8, A-1040, Wien, Austria"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Computersprachen, Technische Universit\u00e4t Wien, Argentinierstra\u00dfe 8, A-1040, Wien, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060109503"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":3.1565,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91370558,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"202","last_page":"213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.9666983485221863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8916174173355103},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.834524393081665},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7517861127853394},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.681570291519165},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6589165925979614},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6507627367973328},{"id":"https://openalex.org/keywords/graph-coloring","display_name":"Graph coloring","score":0.5211820006370544},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5132434368133545},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4607587456703186},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.30287232995033264},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2509933114051819},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2428622841835022},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17404091358184814},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1693548858165741}],"concepts":[{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.9666983485221863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8916174173355103},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.834524393081665},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7517861127853394},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.681570291519165},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6589165925979614},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6507627367973328},{"id":"https://openalex.org/C76946457","wikidata":"https://www.wikidata.org/wiki/Q504843","display_name":"Graph coloring","level":3,"score":0.5211820006370544},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5132434368133545},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4607587456703186},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.30287232995033264},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2509933114051819},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2428622841835022},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17404091358184814},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1693548858165741},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-540-45213-3_26","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-45213-3_26","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.121.3006","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.121.3006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.complang.tuwien.ac.at/cd/papers/jmlc03_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2003672926","https://openalex.org/W2023200270","https://openalex.org/W2044636417","https://openalex.org/W2060171681","https://openalex.org/W2063626749","https://openalex.org/W2069951131","https://openalex.org/W2118866757","https://openalex.org/W2137300667","https://openalex.org/W2139559762","https://openalex.org/W2142550124","https://openalex.org/W3148529197","https://openalex.org/W4233450076","https://openalex.org/W4237486658","https://openalex.org/W4240296317","https://openalex.org/W4251068092"],"related_works":["https://openalex.org/W3041671716","https://openalex.org/W2933147490","https://openalex.org/W1497385637","https://openalex.org/W4252472210","https://openalex.org/W4248548820","https://openalex.org/W2122846563","https://openalex.org/W2128881050","https://openalex.org/W2092816959","https://openalex.org/W2016937272","https://openalex.org/W3031843753"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}