{"id":"https://openalex.org/W1580057831","doi":"https://doi.org/10.1007/978-3-540-39864-6_17","title":"Reconfigurable Instruction-Level Parallel Processor Architecture","display_name":"Reconfigurable Instruction-Level Parallel Processor Architecture","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1580057831","doi":"https://doi.org/10.1007/978-3-540-39864-6_17","mag":"1580057831"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-39864-6_17","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-39864-6_17","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109874383","display_name":"Toshiyuki Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshiyuki Ito","raw_affiliation_strings":["Graduate School of Computer Science and Engineering, The University of Aizu,","The University of Aizu;"],"affiliations":[{"raw_affiliation_string":"Graduate School of Computer Science and Engineering, The University of Aizu,","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"The University of Aizu;","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103209696","display_name":"Kentaro Ono","orcid":"https://orcid.org/0000-0003-0891-7705"},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kentaro Ono","raw_affiliation_strings":["Graduate School of Computer Science and Engineering, The University of Aizu,","The University of Aizu;"],"affiliations":[{"raw_affiliation_string":"Graduate School of Computer Science and Engineering, The University of Aizu,","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"The University of Aizu;","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109051110","display_name":"Mayumi Ichikawa","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mayumi Ichikawa","raw_affiliation_strings":["Graduate School of Computer Science and Engineering, The University of Aizu,","The University of Aizu;"],"affiliations":[{"raw_affiliation_string":"Graduate School of Computer Science and Engineering, The University of Aizu,","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"The University of Aizu;","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102059352","display_name":"Yuuichi Okuyama","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuuichi Okuyama","raw_affiliation_strings":["NTT Network Innovation Laboratories,","NTT Network Innovation Labs"],"affiliations":[{"raw_affiliation_string":"NTT Network Innovation Laboratories,","institution_ids":[]},{"raw_affiliation_string":"NTT Network Innovation Labs","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078355400","display_name":"Kenichi Kuroda","orcid":"https://orcid.org/0000-0002-2935-8351"},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Kuroda","raw_affiliation_strings":["Graduate School of Computer Science and Engineering, The University of Aizu,","The University of Aizu;"],"affiliations":[{"raw_affiliation_string":"Graduate School of Computer Science and Engineering, The University of Aizu,","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"The University of Aizu;","institution_ids":["https://openalex.org/I141591182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5109874383"],"corresponding_institution_ids":["https://openalex.org/I141591182"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17664975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"208","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8813707828521729},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8478254675865173},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7625043392181396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.660964846611023},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6076938509941101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5808202028274536},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5724368691444397},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.48068317770957947},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45125967264175415},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.4387643039226532},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42780429124832153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4140126705169678},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.13916951417922974},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13778501749038696},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.07270246744155884}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8813707828521729},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8478254675865173},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7625043392181396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.660964846611023},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6076938509941101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5808202028274536},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5724368691444397},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.48068317770957947},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45125967264175415},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.4387643039226532},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42780429124832153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4140126705169678},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.13916951417922974},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13778501749038696},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.07270246744155884},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-39864-6_17","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-39864-6_17","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1861632571","https://openalex.org/W2096849933","https://openalex.org/W2141957376","https://openalex.org/W2158745536","https://openalex.org/W4256340367"],"related_works":["https://openalex.org/W2169423330","https://openalex.org/W3190472514","https://openalex.org/W1980898636","https://openalex.org/W2122168551","https://openalex.org/W2890159928","https://openalex.org/W2539336270","https://openalex.org/W1580057831","https://openalex.org/W2133327042","https://openalex.org/W2162220252","https://openalex.org/W39695077"],"abstract_inverted_index":null,"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}