{"id":"https://openalex.org/W4234123175","doi":"https://doi.org/10.1007/978-3-540-39815-8_2","title":"TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses","display_name":"TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W4234123175","doi":"https://doi.org/10.1007/978-3-540-39815-8_2"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-39815-8_2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-39815-8_2","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031169759","display_name":"Daniel L. Kastner","orcid":"https://orcid.org/0000-0001-7188-4550"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]},{"id":"https://openalex.org/I4210149230","display_name":"AbsInt (Germany)","ror":"https://ror.org/049gbsq65","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210149230"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Daniel K\u00e4stner","raw_affiliation_strings":["Universit\u00e4t des Saarlandes & AbsInt Angewandte Informatik GmbH, Saarbr\u00fccken, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t des Saarlandes & AbsInt Angewandte Informatik GmbH, Saarbr\u00fccken, Germany","institution_ids":["https://openalex.org/I4210149230","https://openalex.org/I91712215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5031169759"],"corresponding_institution_ids":["https://openalex.org/I4210149230","https://openalex.org/I91712215"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40304569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8926972150802612},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8073645830154419},{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.715466320514679},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4667656123638153},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.46314215660095215},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45516714453697205},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.44466885924339294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4106173515319824},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39348310232162476},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38882991671562195},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32779166102409363},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2653800845146179},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2516414225101471},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.09546536207199097},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.0915224552154541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8926972150802612},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8073645830154419},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.715466320514679},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4667656123638153},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.46314215660095215},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45516714453697205},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.44466885924339294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4106173515319824},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39348310232162476},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38882991671562195},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32779166102409363},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2653800845146179},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2516414225101471},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.09546536207199097},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0915224552154541}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-39815-8_2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-39815-8_2","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1481625184","https://openalex.org/W1483352170","https://openalex.org/W1485977624","https://openalex.org/W1981305988","https://openalex.org/W2004148575","https://openalex.org/W2010074783","https://openalex.org/W2013734097","https://openalex.org/W2024347417","https://openalex.org/W2118387410","https://openalex.org/W2140839406","https://openalex.org/W2225328428","https://openalex.org/W2535919346","https://openalex.org/W2561675875","https://openalex.org/W4210725268","https://openalex.org/W4231001357","https://openalex.org/W4234669735","https://openalex.org/W4248400866","https://openalex.org/W6602460720"],"related_works":["https://openalex.org/W4242997962","https://openalex.org/W650988184","https://openalex.org/W2162410319","https://openalex.org/W2372502659","https://openalex.org/W2137356287","https://openalex.org/W4321184925","https://openalex.org/W3210473250","https://openalex.org/W2097770333","https://openalex.org/W60915090","https://openalex.org/W2025840053"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}