{"id":"https://openalex.org/W1553663601","doi":"https://doi.org/10.1007/978-3-540-39762-5_17","title":"Power-Consumption Reduction in Asynchronous Circuits Using Delay Path Unequalization","display_name":"Power-Consumption Reduction in Asynchronous Circuits Using Delay Path Unequalization","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1553663601","doi":"https://doi.org/10.1007/978-3-540-39762-5_17","mag":"1553663601"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-39762-5_17","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-39762-5_17","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102940391","display_name":"Sonia Mart\u00edn L\u00f3pez","orcid":"https://orcid.org/0000-0002-4308-5572"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Sonia L\u00f3pez","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022352568","display_name":"\u00d3scar Garnica","orcid":"https://orcid.org/0000-0001-5064-2587"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"\u00d3scar Garnica","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008976771","display_name":"Ignacio Hidalgo","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ignacio Hidalgo","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109358307","display_name":"Juan Lanchares","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Lanchares","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011649907","display_name":"R. Hermida","orcid":"https://orcid.org/0000-0002-8022-6098"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rom\u00e1n Hermida","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Autom\u00e1tica, Universidad Complutense de Madrid, Espa\u00f1a","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102940391"],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.8842,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82379558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7785357236862183},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.774966835975647},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7414579391479492},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7169195413589478},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.607941210269928},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.575092613697052},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49601587653160095},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4852716624736786},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46391239762306213},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4544449746608734},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4474062919616699},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.41253846883773804},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3874773383140564},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36303162574768066},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3395277261734009},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.31665194034576416},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1758665144443512},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1535860002040863},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15072867274284363},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13276469707489014},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07640877366065979},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.06885579228401184},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.062353700399398804}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785357236862183},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.774966835975647},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7414579391479492},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7169195413589478},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.607941210269928},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.575092613697052},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49601587653160095},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4852716624736786},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46391239762306213},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4544449746608734},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4474062919616699},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.41253846883773804},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3874773383140564},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36303162574768066},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3395277261734009},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.31665194034576416},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1758665144443512},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1535860002040863},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15072867274284363},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13276469707489014},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07640877366065979},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.06885579228401184},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.062353700399398804},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-39762-5_17","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-39762-5_17","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1508260250","https://openalex.org/W1521091459","https://openalex.org/W1604160780","https://openalex.org/W1674566630","https://openalex.org/W2021330840","https://openalex.org/W2096424065","https://openalex.org/W2097418516","https://openalex.org/W2121914493","https://openalex.org/W2145277443","https://openalex.org/W2153257335","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2211833700","https://openalex.org/W2384756109","https://openalex.org/W3015599398","https://openalex.org/W1993985975","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W2157230896","https://openalex.org/W364924225","https://openalex.org/W2101051187","https://openalex.org/W1920602296"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}