{"id":"https://openalex.org/W1554205582","doi":"https://doi.org/10.1007/978-3-540-30205-6_74","title":"Design Optimization with Automated Cell Generation","display_name":"Design Optimization with Automated Cell Generation","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1554205582","doi":"https://doi.org/10.1007/978-3-540-30205-6_74","mag":"1554205582"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-30205-6_74","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_74","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108894","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026401172","display_name":"Alexis Landrault","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]},{"id":"https://openalex.org/I4210150884","display_name":"Fondation Sophia Antipolis","ror":"https://ror.org/05nkcfv27","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210150884"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Landrault","raw_affiliation_strings":["LEAT, UMR 6071 CNRS, Sophia Antipolis, France","Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LEAT, UMR 6071 CNRS, Sophia Antipolis, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210150884"]},{"raw_affiliation_string":"Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108376202","display_name":"Nadine Az\u00e9mard","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Az\u00e9mard","raw_affiliation_strings":["LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015351510","display_name":"Philippe Maurine","orcid":"https://orcid.org/0000-0002-9706-5710"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Maurine","raw_affiliation_strings":["LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017195775","display_name":"Michel Robert","orcid":"https://orcid.org/0000-0002-5075-2898"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Robert","raw_affiliation_strings":["LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107268061","display_name":"D. Auvergne","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Auvergne","raw_affiliation_strings":["LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR 9928 CNRS, Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier","institution_ids":["https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"722","last_page":"731"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.8381726741790771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.835468053817749},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6866645812988281},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.639751672744751},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49697092175483704},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43831273913383484},{"id":"https://openalex.org/keywords/design-tool","display_name":"Design tool","score":0.4342323839664459},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4230788052082062},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37655460834503174},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37536633014678955},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36766374111175537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2736327648162842},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19009101390838623},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08989217877388}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.8381726741790771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.835468053817749},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6866645812988281},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.639751672744751},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49697092175483704},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43831273913383484},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.4342323839664459},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4230788052082062},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37655460834503174},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37536633014678955},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36766374111175537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2736327648162842},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19009101390838623},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08989217877388},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-540-30205-6_74","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_74","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:lirmm-00108894v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108894","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. pp.722-731, ⟨10.1007/978-3-540-30205-6_74⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:lirmm-00108894v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108894","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. pp.722-731, ⟨10.1007/978-3-540-30205-6_74⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W300217068","https://openalex.org/W2001233997","https://openalex.org/W2004055019","https://openalex.org/W2006180043","https://openalex.org/W2081922338","https://openalex.org/W2095117703","https://openalex.org/W2096250625","https://openalex.org/W2119562103","https://openalex.org/W2138986335","https://openalex.org/W2152918839","https://openalex.org/W2161624608","https://openalex.org/W2167378214","https://openalex.org/W4236269389"],"related_works":["https://openalex.org/W2031753133","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W3111996845","https://openalex.org/W98108296","https://openalex.org/W2126379574","https://openalex.org/W1998894515","https://openalex.org/W2922751745","https://openalex.org/W1596716095","https://openalex.org/W1554205582"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}