{"id":"https://openalex.org/W1556344961","doi":"https://doi.org/10.1007/978-3-540-30205-6_64","title":"Enhancing GALS Processor Performance Using Data Classification Based on Data Latency","display_name":"Enhancing GALS Processor Performance Using Data Classification Based on Data Latency","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1556344961","doi":"https://doi.org/10.1007/978-3-540-30205-6_64","mag":"1556344961"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-30205-6_64","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_64","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111150413","display_name":"Sara Fernanda Arechavala Lopez","orcid":"https://orcid.org/0009-0004-6585-6990"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"S. L\u00f3pez","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Automatica, Universidad Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Automatica, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022352568","display_name":"\u00d3scar Garnica","orcid":"https://orcid.org/0000-0001-5064-2587"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"O. Garnica","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Automatica, Universidad Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Automatica, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053705697","display_name":"J. Manuel Colmenar","orcid":"https://orcid.org/0000-0001-7490-9450"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. M. Colmenar","raw_affiliation_strings":["C.E.S. Felipe II (Universidad Complutense de Madrid), Spain"],"affiliations":[{"raw_affiliation_string":"C.E.S. Felipe II (Universidad Complutense de Madrid), Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111150413"],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17114304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"623","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8969332575798035},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7578893899917603},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6439633965492249},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5367240905761719},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5146864056587219},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.417815625667572},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40686315298080444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40141189098358154},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3709881901741028},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.34970903396606445},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07338955998420715},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06152820587158203}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8969332575798035},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7578893899917603},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6439633965492249},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5367240905761719},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5146864056587219},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.417815625667572},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40686315298080444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40141189098358154},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3709881901741028},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.34970903396606445},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07338955998420715},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06152820587158203},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-30205-6_64","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_64","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W61749477","https://openalex.org/W322010060","https://openalex.org/W1467923581","https://openalex.org/W1538592187","https://openalex.org/W1553663601","https://openalex.org/W1674566630","https://openalex.org/W1959309569","https://openalex.org/W2111620753","https://openalex.org/W2121914493","https://openalex.org/W2131308327","https://openalex.org/W2151365430","https://openalex.org/W2156435659","https://openalex.org/W2160642395","https://openalex.org/W2160823654","https://openalex.org/W2911831466","https://openalex.org/W2914903263","https://openalex.org/W3198221827","https://openalex.org/W4246334093","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}